CSD86350Q5D
SLPS223A –MAY 2010–REVISED MAY 2010
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ABSOLUTE MAXIMUM RATINGS
(1)
TA = 25°C (unless otherwise noted)
Parameter
Conditions
VALUE
-0.8 to 25
-8 to 10
-8 to 10
120
UNIT
V
VIN to PGND
TG to TGR
Voltage range
V
BG to PGND
V
Pulsed Current Rating, IDM
Power Dissipation, PD
A
13
W
Sync FET, ID = 100A, L = 0.1mH
Control FET, ID = 58A, L = 0.1mH
500
Avalanche Energy EAS
mJ
°C
168
Operating Junction and Storage Temperature Range, TJ, TSTG
-55 to 150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
TA = 25° (unless otherwise noted)
Parameter
Gate Drive Voltage, VGS
Conditions
MIN
MAX
8
UNIT
V
4.5
Input Supply Voltage, VIN
Switching Frequency, fSW
Operating Current
22
V
CBST = 0.1mF (min)
200
1500
40
kHz
A
Operating Temperature, TJ
125
°C
POWER BLOCK PERFORMANCE
TA = 25° (unless otherwise noted)
Parameter
Conditions
VIN = 12V, VGS = 5V,
MIN
TYP
MAX
UNIT
VOUT = 1.3V, IOUT = 25A,
fSW = 500kHz,
LOUT = 0.3µH, TJ = 25ºC
(1)
Power Loss, PLOSS
2.8
10
W
TG to TGR = 0V
BG to PGND = 0V
VIN Quiescent Current, IQVIN
µA
(1) Measurement made with six 10µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across VIN to PGND pins and
using a high current 5V driver IC.
THERMAL INFORMATION
TA = 25°C (unless otherwise stated)
THERMAL METRIC
MIN
TYP
MAX UNIT
(1)(2)
Junction to ambient thermal resistance (Min Cu)
102
RqJA
(1)(2)
Junction to ambient thermal resistance (Max Cu)
50
°C/W
20
(2)
Junction to case thermal resistance (Top of package)
RqJC
(2)
Junction to case thermal resistance (PGND Pin)
2
(1) Device mounted on FR4 material with 1-inch2 (6.45-cm2) Cu.
(2)
R
qJC is determined with the device mounted on a 1-inch2 (6.45-cm2), 2 oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch
(3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 board. RqJC is specified by design while RqJA is determined by the user’s board
design.
2
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated