5秒后页面跳转
CDC337 PDF预览

CDC337

更新时间: 2024-11-17 22:40:11
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器输出元件
页数 文件大小 规格书
8页 121K
描述
CLOCK DRIVER WITH 3-STATE OUTPUTS

CDC337 数据手册

 浏览型号CDC337的Datasheet PDF文件第2页浏览型号CDC337的Datasheet PDF文件第3页浏览型号CDC337的Datasheet PDF文件第4页浏览型号CDC337的Datasheet PDF文件第5页浏览型号CDC337的Datasheet PDF文件第6页浏览型号CDC337的Datasheet PDF文件第7页 
CDC337  
CLOCK DRIVER  
WITH 3-STATE OUTPUTS  
SCAS330B – DECEMBER 1990 – REVISED OCTOBER 1998  
DW PACKAGE  
(TOP VIEW)  
Low Output Skew, Low Pulse Skew for  
Clock-Distribution and Clock-Generation  
Applications  
Y3  
GND  
Y4  
Y2  
GND  
Y1  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
TTL-Compatible Inputs and  
CMOS-Compatible Outputs  
Distributes One Clock Input to Eight  
Outputs  
– Four Same-Frequency Outputs  
– Four Half-Frequency Outputs  
V
V
CC  
CC  
OE  
CLR  
CLK  
GND  
V
V
CC  
CC  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
Q4  
GND  
Q3  
Q1  
GND  
Q2  
CC  
High-Drive Outputs (48-mA I  
,
OH  
48-mA I  
)
OL  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
Package Options Include Plastic  
Small-Outline (DW)  
description  
The CDC337 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring  
synchronized output signals at both the clock frequency and one-half the clock frequency. The four Y outputs  
switch in phase and at the same frequency as the clock (CLK) input. The four Q outputs switch at one-half the  
frequency of CLK.  
When the output-enable (OE) input is low and the clear (CLR) input is high, the Y outputs follow CLK and the  
Q outputs toggle on low-to-high transitions at CLK. Taking CLR low asynchronously resets the Q outputs to the  
low level. When OE is high, the outputs are in the high-impedance state.  
The CDC337 is characterized for operation from 40°C to 85°C.  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
OE  
H
L
CLR  
X
CLK  
X
Y1–Y4 Q1Q4  
Z
L
Z
L
L
L
L
L
L
H
H
L
L
H
L
Q
0
0
L
H
H
Q
The level of the Q outputs before the  
indicated steady-state input conditions were  
established  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与CDC337相关器件

型号 品牌 获取价格 描述 数据表
CDC337DBLE TI

获取价格

1-To-8 (4 Same Frequency, 4 Divide-By-2) Clock Driver With Clear 20-SSOP
CDC337DW TI

获取价格

CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC337DWR TI

获取价格

1-To-8 (4 Same Frequency, 4 Divide-By-2) Clock Driver With Clear 20-SOIC
CDC337DWRG4 TI

获取价格

1-To-8 (4 Same Frequency, 4 Divide-By-2) Clock Driver With Clear 20-SOIC
CDC338DW ETC

获取价格

Six Distributed-Output Clock Driver
CDC339 TI

获取价格

CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC339DB TI

获取价格

CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC339DB ROCHESTER

获取价格

CDC SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20, GREEN,
CDC339DBG4 TI

获取价格

CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC339DBLE TI

获取价格

CLOCK DRIVER WITH 3-STATE OUTPUTS