5秒后页面跳转
CDC341DW PDF预览

CDC341DW

更新时间: 2024-09-24 22:40:11
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
7页 104K
描述
1-LINE TO 8-LINE CLOCK DRIVER

CDC341DW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:GREEN, PLASTIC, SOIC-20针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.98Is Samacsys:N
系列:341输入调节:STANDARD
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.048 A
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:20
实输出次数:8最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TUBE峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):33 mA
Prop。Delay @ Nom-Sup:4.9 ns传播延迟(tpd):4.9 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.6 ns
座面最大高度:2.65 mm子类别:Clock Drivers
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:COMMERCIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
最小 fmax:80 MHzBase Number Matches:1

CDC341DW 数据手册

 浏览型号CDC341DW的Datasheet PDF文件第2页浏览型号CDC341DW的Datasheet PDF文件第3页浏览型号CDC341DW的Datasheet PDF文件第4页浏览型号CDC341DW的Datasheet PDF文件第5页浏览型号CDC341DW的Datasheet PDF文件第6页浏览型号CDC341DW的Datasheet PDF文件第7页 
CDC341  
1-LINE TO 8-LINE CLOCK DRIVER  
SCAS333D – DECEMBER 1992 – REVISED OCTOBER 1998  
DW PACKAGE  
(TOP VIEW)  
Low Output Skew, Low Pulse Skew for  
Clock-Distribution and Clock-Generation  
Applications  
V
V
CC  
1
2
3
4
5
6
7
8
9
20  
19  
18  
17  
16  
15  
14  
CC  
TTL-Compatible Inputs and Outputs  
1G  
2G  
A
1Y1  
1Y2  
GND  
1Y3  
1Y4  
GND  
Distributes One Clock Input to Eight  
Outputs  
P0  
P1  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
V
2Y4  
2Y3  
CC  
High-Drive Outputs (48-mA I  
,
OH  
13 2Y1  
12 2Y2  
11 GND  
48-mA I  
)
OL  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
GND 10  
Packaging Options Include Plastic  
Small-Outline (DW) Packages  
description  
The CDC341 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs  
with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be  
placed in a low state regardless of the A input.  
The propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for  
customer use and should be strapped to GND.  
The CDC341 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
1G  
X
2G  
X
A
L
1Y11Y4 2Y12Y4  
L
L
L
L
L
L
H
H
H
H
L
H
L
L
H
L
H
H
H
H
H
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙΒ is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CDC341DW 替代型号

型号 品牌 替代类型 描述 数据表
CDC341DWRG4 TI

类似代替

1-LINE TO 8-LINE CLOCK DRIVER
CDC341DWG4 TI

类似代替

1-LINE TO 8-LINE CLOCK DRIVER
CDC341DWR TI

类似代替

1-LINE TO 8-LINE CLOCK DRIVER

与CDC341DW相关器件

型号 品牌 获取价格 描述 数据表
CDC341DWG4 TI

获取价格

1-LINE TO 8-LINE CLOCK DRIVER
CDC341DWR TI

获取价格

1-LINE TO 8-LINE CLOCK DRIVER
CDC341DWRG4 TI

获取价格

1-LINE TO 8-LINE CLOCK DRIVER
CDC341NSR TI

获取价格

1-LINE TO 8-LINE CLOCK DRIVER
CDC341NSRG4 TI

获取价格

1-LINE TO 8-LINE CLOCK DRIVER
CDC351 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DB TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DBG4 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DBLE TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DBR TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS