5秒后页面跳转
捷配首页

Datasheet > CD74HC112PWTG4
CD74HC112PWTG4 PDF预览

CD74HC112PWTG4

更新时间： 2024-11-01 05:18:11
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
18页 644K
描述
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger

阅读下载

中文翻译

获取价格

CD74HC112PWTG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP16,.25针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.16系列：HC/UH
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：5 mm负载电容（CL）：50 pF
逻辑集成电路类型：J-K FLIP-FLOP最大频率@ Nom-Sup：20000000 Hz
最大I（ol）：0.004 A湿度敏感等级：1
位数：2功能数量：2
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出极性：COMPLEMENTARY
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：2/6 V
传播延迟（tpd）：265 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：FF/Latches
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：4.5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：NEGATIVE EDGE
宽度：4.4 mm最小 fmax：23 MHz
Base Number Matches：1

CD74HC112PWTG4 数据手册

 浏览型号CD74HC112PWTG4的Datasheet PDF文件第2页浏览型号CD74HC112PWTG4的Datasheet PDF文件第3页浏览型号CD74HC112PWTG4的Datasheet PDF文件第4页浏览型号CD74HC112PWTG4的Datasheet PDF文件第5页浏览型号CD74HC112PWTG4的Datasheet PDF文件第6页浏览型号CD74HC112PWTG4的Datasheet PDF文件第7页 
CD54HC112, CD74HC112,  
CD54HCT112, CD74HCT112  
Data sheet acquired from Harris Semiconductor  
SCHS141H  
Dual J-K Flip-Flop with Set and Reset  
Negative-Edge Trigger  
March 1998 - Revised October 2003  
Features  
Description  
• Hysteresis on Clock Inputs for Improved Noise  
Immunity and Increased Input Rise and Fall Times  
The ’HC112 and ’HCT112 utilize silicon-gate CMOS  
technology to achieve operating speeds equivalent to LSTTL  
parts. They exhibit the low power consumption of standard  
CMOS integrated circuits, together with the ability to drive 10  
LSTTL loads.  
[ /Title  
(CD74  
HC112  
,
CD74  
HCT11  
2)  
• Asynchronous Set and Reset  
• Complementary Outputs  
• Buffered Inputs  
These flip-flops have independent J, K, Set, Reset, and  
Clock inputs and Q and Q outputs. They change state on the  
negative-going transition of the clock pulse. Set and Reset  
are accomplished asynchronously by low-level inputs.  
• Typical f  
MAX  
= 60MHz at V = 5V, C = 15pF,  
CC L  
o
T = 25 C  
A
• Fanout (Over Temperature Range)  
The HCT logic family is functionally as well as pin-  
compatible with the standard LS logic family.  
/Sub-  
ject  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
.
(Dual  
J-K  
Flip-  
Flop  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
Ordering Information  
TEMP. RANGE  
o
PART NUMBER  
CD54HC112F3A  
CD54HCT112F3A  
CD74HC112E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
with  
• HC Types  
Setand  
Reset  
Nega-  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC112MT  
CD74HC112M96  
CD74HC112NSR  
CD74HC112PW  
CD74HC112PWR  
CD74HC112PWT  
CD74HCT112E  
16 Ld SOIC  
at V  
= 5V  
CC  
16 Ld SOIC  
• HCT Types  
16 Ld SOP  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
l
OL OH  
Pinout  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
CD54HC112, CD54HCT112 (CERDIP)  
CD74HC112 (PDIP, SOIC, SOP, TSSOP)  
CD74HCT112 (PDIP)  
TOP VIEW  
1CP  
1K  
1
2
3
4
5
6
7
8
16 V  
CC  
15 1R  
14 2R  
13 2CP  
12 2K  
11 2J  
10 2S  
1J  
1S  
1Q  
1Q  
2Q  
9
2Q  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...18

中文翻译

下载PDF

CD74HC112PWTG4 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC112PWTE4 TI

完全替代

 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112PWR TI

类似代替

 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112PW TI

类似代替

 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger

与CD74HC112PWTG4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC11E TI

获取价格

 		High Speed CMOS Logic Triple 3-Input AND Gate
CD74HC11E RENESAS

获取价格

 		HC/UH SERIES, TRIPLE 3-INPUT AND GATE, PDIP14
CD74HC11E ROCHESTER

获取价格

 		AND Gate, HC/UH Series, 3-Func, 3-Input, CMOS, PDIP14, PACKAGE-14
CD74HC11EE4 TI

获取价格

 		High-Speed CMOS Logic Triple 3-Input AND Gate
CD74HC11EN ETC

获取价格

 		Logic IC
CD74HC11F ETC

获取价格

 		Logic IC
CD74HC11H ETC

获取价格

 		Triple 3-input AND Gate
CD74HC11M TI

获取价格

 		High Speed CMOS Logic Triple 3-Input AND Gate
CD74HC11M ROCHESTER

获取价格

 		AND Gate, HC/UH Series, 3-Func, 3-Input, CMOS, PDSO14, PACKAGE-14
CD74HC11M96 TI

获取价格

 		High-Speed CMOS Logic Triple 3-Input AND Gate

与CD74HC112PWTG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证