5秒后页面跳转
CD74ACT08M96 PDF预览

CD74ACT08M96

更新时间: 2024-11-05 05:18:07
品牌 Logo 应用领域
德州仪器 - TI 触发器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
9页 302K
描述
QUADRUPLE 2-INPUT POSITIVE-AND GATES

CD74ACT08M96 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP14,.25针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:0.79系列:ACT
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:AND GATE最大I(ol):0.024 A
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TR
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):0.08 mAProp。Delay @ Nom-Sup:11.7 ns
传播延迟(tpd):12.9 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.75 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.91 mmBase Number Matches:1

CD74ACT08M96 数据手册

 浏览型号CD74ACT08M96的Datasheet PDF文件第2页浏览型号CD74ACT08M96的Datasheet PDF文件第3页浏览型号CD74ACT08M96的Datasheet PDF文件第4页浏览型号CD74ACT08M96的Datasheet PDF文件第5页浏览型号CD74ACT08M96的Datasheet PDF文件第6页浏览型号CD74ACT08M96的Datasheet PDF文件第7页 
CD54ACT08, CD74ACT08  
QUADRUPLE 2-INPUT POSITIVE-AND GATES  
SCHS312B – JANUARY 2001 – REVISED JUNE 2002  
CD54ACT08 . . . F PACKAGE  
CD74ACT08 . . . E OR M PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Speed of Bipolar F, AS, and S, With  
Significantly Reduced Power Consumption  
1A  
1B  
V
CC  
Balanced Propagation Delays  
Buffered Inputs  
1
2
3
4
5
6
7
14  
13  
12  
11  
4B  
4A  
4Y  
1Y  
±24-mA Output Drive Current  
– Fanout to 15 F Devices  
2A  
2B  
10 3B  
SCR-Latchup-Resistant CMOS Process and  
Circuit Design  
9
8
2Y  
3A  
3Y  
GND  
Exceeds 2-kV ESD Protection Per  
MIL-STD-883, Method 3015  
description  
The ’ACT08 devices are quadruple 2-input positive-AND gates. These devices perform the Boolean function  
A B or Y B in positive logic.  
Y
A
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – E  
Tube  
Tube  
CD74ACT08E  
CD74ACT08E  
CD74ACT08M  
CD74ACT08M96  
CD54ACT08F3A  
–55°C to 125°C  
SOIC – M  
CDIP – F  
ACT08M  
Tape and reel  
Tube  
CD54ACT08F3A  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
B
H
X
L
H
L
H
L
L
X
logic diagram, each gate (positive logic)  
A
B
Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CD74ACT08M96 替代型号

型号 品牌 替代类型 描述 数据表
CD74ACT08M TI

完全替代

Quad 2-Input AND Gate
SN74ACT08DRG4 TI

类似代替

QUADROPLE 2-INPUT POSITIVE - AND GATES
SN74ACT08D TI

类似代替

QUADRUPLE 2-INPUT POSITIVE-AND GATES

与CD74ACT08M96相关器件

型号 品牌 获取价格 描述 数据表
CD74ACT08M96E4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD74ACT08M96G4 TI

获取价格

Quad 2-Input AND Gates 14-SOIC -55 to 125
CD74ACT08ME4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD74ACT08MG4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD74ACT08MX GE

获取价格

AND Gate, ACT Series, 4-Func, 2-Input, CMOS, PDSO14,
CD74ACT10 TI

获取价格

Triple 3-Input NAND Gate
CD74ACT109 TI

获取价格

DUAL J-K FLIP-FLOP WITH SET RESET
CD74ACT109E GE

获取价格

J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output
CD74ACT109E TI

获取价格

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74ACT109EE4 TI

获取价格

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET