Datasheet > CD4052B-Q1

CD4052B-Q1

更新时间： 2024-11-19 22:17:15

品牌	Logo	应用领域
德州仪器 - TI		解复用器
页数	文件大小	规格书
18页	394K
描述
CMOS ALALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LOGIC-LEVEL CONVERSION

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD4052B-Q1 数据手册

ꢀꢁꢂ ꢃ ꢄ ꢅ ꢆꢇꢈ ꢅ ꢉ ꢀꢁꢂ ꢃ ꢄ ꢊ ꢆꢇꢈ ꢅ ꢉ ꢀꢁ ꢂꢃ ꢄꢋ ꢆꢇ ꢈ ꢅ

ꢀꢌ ꢍ ꢎ ꢏꢐꢏ ꢑꢍ ꢒ ꢌ ꢓꢑꢔ ꢕꢖ ꢑꢗ ꢘꢗꢙꢎ ꢚꢁꢗ ꢌꢓ ꢑꢔ ꢕꢖ ꢑꢗ ꢘꢗ ꢙ ꢎ

ꢛ ꢕꢔ ꢜ ꢑ ꢍꢒ ꢕ ꢀꢝꢑ ꢗꢞꢗ ꢑ ꢀꢍ ꢐꢞ ꢗꢙ ꢎ ꢕꢍ ꢐ

SCHS354 − AUGUST 2004

Matched Switching Characteristics,

= 5 Ω (Typ) for V − V = 15 V

Features

Qualification in Accordance With

AEC-Q100

Very Low Quiescent Power Dissipation

Under All Digital-Control Input and Supply

Conditions, 0.2 µW (Typ)

†

Qualified for Automotive Applications

Customer-Specific Configuration Control

Can Be Supported Along With

Major-Change Approval

at V

− V = V

− V = 10 V

DD EE

Binary Address Decoding on Chip

5-V, 10-V, and 15-V Parametric Ratings

100% Tested for Quiescent Current at 20 V

Wide Range of Digital and Analog Signal

Levels

− Digital: 3 V to 20 V

Maximum Input Current of 1µA at 18 V Over

Full Package Temperature Range, 100 nA at

18 V and 25°C

Break-Before-Make Switching Eliminates

Channel Overlap

− Analog: 3 20 V

P-P

Low ON Resistance, 125 Ω (Typ) Over

15 V Signal Input Range

P-P

for V

− V = 18 V

High OFF Resistance, Channel Leakage of

+ 100 pA (Typ) at V − V = 18 V

Applications

Logic-Level Conversion for Digital

Addressing Signals of 3 V to 20 V

Analog and Digital Multiplexing and

Demultiplexing

− V = 3 V to 20 V) to Switch Analog

Analog-to-Digital (A/D) and

Digital-to-Analog (D/A) Conversion

Signals to 20 V

− V = 20 V)

P-P DD EE

†

Contact factory for details. Q100 qualification data available on

request.

Signal Gating

description/ordering information

The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches that have

low ON impedance and very low OFF leakage current. Control of analog signals up to 20 V can be achieved

P-P

by digital signal amplitudes of 4.5 V to 20 V (If V

− V = 3 V, a V

− V of up to 13 V can be controlled;

DD EE

for V

− V

level differences above 13 V, a V

− V

of at least 4.5 V is required). For example, if

= 4.5 V, V = 0 V, and V = −13.5 V, analog signals from −13.5 V to 4.5 V can be controlled by digital

inputs of 0 V to 5 V. These multiplexer circuits dissipate extremely low quiescent power over the full V

SS EE

− V

and V

− V supply-voltage ranges, independent of the logic state of the control signals. When a logic high

(H) is present at the inhibit (INH) input, all channels are off.

ORDERING INFORMATION

ORDERABLE

TOP-SIDE

MARKING

‡

PACKAGE

PART NUMBER

CD4051BQM96Q1

CD4051BQPWRQ1

SOIC − M

Reel of 2500

Reel of 2000

Reel of 2500

Reel of 2000

Reel of 2500

Reel of 2000

CD4051Q

TSSOP − PW

SOIC − M

CM051BQ

CD4052Q

CD4053Q

CD4052BQM96Q1

−40°C to 125°C

TSSOP − PW

SOIC − M

CD4052BQPWRQ1

CD4053BQM96Q1

CD4053BQPWRQ1

TSSOP − PW

‡

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Product Preview

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ꢓ ꢐ ꢑꢗꢎꢎ ꢍ ꢔꢜ ꢗꢙꢛ ꢕꢎ ꢗ ꢐ ꢍꢔꢗꢁ ꢟꢠ ꢡꢢ ꢣꢤꢥ ꢦꢧꢨ ꢩꢟ ꢥꢤ ꢩꢟꢪ ꢡꢩꢢ ꢖꢙ ꢍ ꢁ ꢓ ꢀꢔ ꢕꢍ ꢐ

ꢟ

ꢁ

ꢏ

ꢔ

ꢏ

ꢡ

ꢩ

ꢫ

ꢤ

ꢬ

ꢧ

ꢪ

ꢟ

ꢡ

ꢤ

ꢩ

ꢥ

ꢦ

ꢬ

ꢨ

ꢩ

ꢟ

ꢪ

ꢢ

ꢤ

ꢫ

ꢭ

ꢦ

ꢮ

ꢯ

ꢡ

ꢥ

ꢪ

ꢟ

ꢡ

ꢤ

ꢩ

ꢣ

ꢪ

ꢨ

ꢰ

ꢖ

ꢬ

ꢤ

ꢣ

ꢦ

ꢥ

ꢟ

ꢢ

ꢥ

ꢤ

ꢩ

ꢫ

ꢤ

ꢬ

ꢧ

ꢟ

ꢤ

ꢢ

ꢭ

ꢨ

ꢥ

ꢡ

ꢫ

ꢡ

ꢥ

ꢪ

ꢟ

ꢡ

ꢤ

ꢩ

ꢢ

ꢭ

ꢨ

ꢬ

ꢟ

ꢠ

ꢨ

ꢟ

ꢨ

ꢬ

ꢧ

ꢢ

ꢤ

ꢫ

ꢔ

ꢨ

ꢱ

ꢪ

ꢢ

ꢕ

ꢩ

ꢢ

ꢟ

ꢬ

ꢦ

ꢧ

ꢨ

ꢩ

ꢟ

ꢢ

ꢟ

ꢪ

ꢩ

ꢣ

ꢪ

ꢬ

ꢣ

ꢲ

ꢪ

ꢬ

ꢪ

ꢩ

ꢟ

ꢳ

ꢰ

ꢖ

ꢬ

ꢤ

ꢣ

ꢦ

ꢥ

ꢟ

ꢡ

ꢤ

ꢩ

ꢭꢪ ꢬ ꢪ ꢧ ꢨ ꢟ ꢨ ꢬ ꢢ ꢰ

ꢭ

ꢬ

ꢤ

ꢥ

ꢨ

ꢢ

ꢡ

ꢩ

ꢴ

ꢣ

ꢤ

ꢨ

ꢢ

ꢩ

ꢤ

ꢟ

ꢩ

ꢨ

ꢥ

ꢨ

ꢢ

ꢪ

ꢬ

ꢡ

ꢯ

ꢳ

ꢡ

ꢩ

ꢥ

ꢯ

ꢦ

ꢣ

ꢨ

ꢟ

ꢨ

ꢢ

ꢟ

ꢡ

ꢩ

ꢴ

ꢤ

ꢫ

ꢪ

ꢯ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...18

中文翻译

下载PDF

与CD4052B-Q1相关器件

型号	品牌	获取价格	描述	数据表
CD4052BQM96Q1	TI	获取价格	CMOS ALALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LOGIC-LEVEL CONVERSION
CD4052BQPWRQ1	TI	获取价格	CMOS ALALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LOGIC-LEVEL CONVERSION
CD4053	FAIRCHILD	获取价格	Single 8-Channel Analog Multiplexer/Demultiplexer . Dual 4-Channel Analog Multiplexer/Demu
CD4053B	TI	获取价格	CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4053B	HARRIS	获取价格	CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4053B	HGSEMI	获取价格	3路二选一模拟开关
CD4053BC	NSC	获取价格	Single 8(4/2)-Channel Analog Multiplexer/Demultiplexer
CD4053BC	FAIRCHILD	获取价格	Single 8-Channel Analog Multiplexer/Demultiplexer Dual 4-Channel Analog Multiplexer/Demult
CD4053BCCW	FAIRCHILD	获取价格	Single-Ended Multiplexer, 1 Func, 2 Channel, WAFER-16
CD4053BCJ	NSC	获取价格	Single 8-Channel, Dual 4-Channel, Triple 2-Channel Analog Multiplexer/Demultiplexe

与CD4052B-Q1相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

25
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

17
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

CD4052B-Q1

CD4052B-Q1 数据手册

与CD4052B-Q1相关器件

与CD4052B-Q1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD4052B-Q1

CD4052B-Q1 数据手册

与CD4052B-Q1相关器件

与CD4052B-Q1相关文章

您还可以找

您在本页遇到什么问题？