5秒后页面跳转
CD4053BE PDF预览

CD4053BE

更新时间: 2024-11-20 04:36:11
品牌 Logo 应用领域
哈里斯 - HARRIS 解复用器
页数 文件大小 规格书
15页 146K
描述
CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion

CD4053BE 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.62
模拟集成电路 - 其他类型:SINGLE-ENDED MULTIPLEXERJESD-30 代码:R-PDIP-T16
JESD-609代码:e0信道数量:1
功能数量:3端子数量:16
最大通态电阻 (Ron):240 Ω最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:5/15 V认证状态:Not Qualified
最大信号电流:0.01 A子类别:Multiplexer or Switches
最大供电电流 (Isup):0.6 mA标称供电电压 (Vsup):15 V
表面贴装:NO最长接通时间:720 ns
切换:BREAK-BEFORE-MAKE技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUALBase Number Matches:1

CD4053BE 数据手册

 浏览型号CD4053BE的Datasheet PDF文件第2页浏览型号CD4053BE的Datasheet PDF文件第3页浏览型号CD4053BE的Datasheet PDF文件第4页浏览型号CD4053BE的Datasheet PDF文件第5页浏览型号CD4053BE的Datasheet PDF文件第6页浏览型号CD4053BE的Datasheet PDF文件第7页 
CD4051B, CD4052B, CD4053B  
Semiconductor  
August 1998  
File Number 902.2  
CMOS Analog Multiplexers/Demultiplexers  
with Logic Level Conversion  
Features  
• Wide Range of Digital and Analog Signal Levels  
- Digital . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 20V  
The CD4051B, CD4052B, and CD4053B analog multiplexers  
are digitally-controlled analog switches having low ON  
impedance and very low OFF leakage current. Control of  
- Analog. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20V  
P-P  
• Low ON Resistance, 125(Typ) Over 15V  
Signal Input  
P-P  
analog signals up to 20V  
can be achieved by digital  
Range for V -V = 18V  
P-P  
signal amplitudes of 4.5V to 20V (if V -V  
DD EE  
= 3V, a  
DD SS  
• High OFF Resistance, Channel Leakage of ±100pA (Typ)  
V
-V of up to 13V can be controlled; for V -V  
DD EE  
DD DD  
of at least 4.5V is  
at V -V = 18V  
DD EE  
level differences above 13V, a V -V  
DD DD  
• Logic-Level Conversion for Digital Addressing Signals of  
required). For example, if V  
= +4.5V, V  
= 0V, and  
DD  
DD  
= -13.5V, analog signals from -13.5V to +4.5V can be  
3V to 20V (V -V = 3V to 20V) to Switch Analog  
V
DD SS  
DD  
Signals to 20V  
(V -V = 20V)  
P-P DD EE  
controlled by digital inputs of 0V to 5V. These multiplexer  
circuits dissipate extremely low quiescent power over the  
• Matched Switch Characteristics, r  
ON  
= 5(Typ) for  
full V -V  
DD DD  
and V -V supply-voltage ranges,  
DD DD  
V
-V = 15V  
DD EE  
independent of the logic state of the control signals. When  
a logic “1” is present at the inhibit input terminal, all  
channels are off.  
• Very Low Quiescent Power Dissipation Under All Digital-  
Control Input and Supply Conditions, 0.2µW (Typ) at  
V
-V = V -V = 10V  
DD SS DD EE  
The CD4051B is a single 8-Channel multiplexer having three  
binary control inputs, A, B, and C, and an inhibit input. The  
three binary signals select 1 of 8 channels to be turned on,  
and connect one of the 8 inputs to the output.  
• Binary Address Decoding on Chip  
• 5V, 10V and 15V Parametric Ratings  
• 10% Tested for Quiescent Current at 20V  
The CD4052B is a differential 4-Channel multiplexer having  
two binary control inputs, A and B, and an inhibit input. The  
two binary input signals select 1 of 4 pairs of channels to be  
turned on and connect the analog inputs to the outputs.  
• Maximum Input Current of 1µA at 18V Over Full Package  
Temperature Range, 100nA at 18V and 25 C  
o
• Break-Before-Make Switching Eliminates Channel  
Overlap  
The CD4053B is a triple 2-Channel multiplexer having three  
separate digital control inputs, A, B, and C, and an inhibit  
input. Each control input selects one of a pair of channels  
which are connected in a single-pole, double-throw  
configuration.  
Applications  
• Analog and Digital Multiplexing and Demultiplexing  
• A/D and D/A Conversion  
• Signal Gating  
When these devices are used as demultiplexers, the  
“CHANNEL IN/OUT” terminals are the outputs and the  
“COMMON OUT/IN” terminals are the inputs.  
Ordering Information  
TEMP.  
RANGE ( C)  
PKG.  
NO.  
o
PART NUMBER  
PACKAGE  
CD4051BF, CD4052BF,  
CD4053BF  
-55 to 125 16 Ld CERDIP F16.3  
CD4051BE, CD4052BE,  
CD4053BE  
-55 to 125 16 Ld PDIP  
-55 to 125 16 Ld SOIC  
E16.3  
CD4051BM, CD4052BM,  
CD4053BM  
M16.15  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Copyright © Harris Corporation 1998  
1

与CD4053BE相关器件

型号 品牌 获取价格 描述 数据表
CD4053BE98 RENESAS

获取价格

CD4053BE98
CD4053BEE4 TI

获取价格

CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4053BEX RENESAS

获取价格

IC,ANALOG MUX,TRIPLE,2-CHANNEL,CMOS,DIP,16PIN,PLASTIC
CD4053BF HARRIS

获取价格

CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4053BF TI

获取价格

CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4053BF ROCHESTER

获取价格

TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16, PACKAGE-16
CD4053BF3 RENESAS

获取价格

TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16
CD4053BF3A TI

获取价格

CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4053BF3AS2283 TI

获取价格

CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4053BFMS RENESAS

获取价格

TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16, FRIT SEALED, DIP-16