5秒后页面跳转
ATF1508BE-7AU100 PDF预览

ATF1508BE-7AU100

更新时间: 2024-01-10 22:39:42
品牌 Logo 应用领域
爱特美尔 - ATMEL /
页数 文件大小 规格书
30页 769K
描述
Highperformance CPLD

ATF1508BE-7AU100 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFP包装说明:TFQFP, TQFP100,.63SQ
针数:100Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.31.00.01
风险等级:5.73其他特性:YES
最大时钟频率:210 MHz系统内可编程:YES
JESD-30 代码:S-PQFP-G100JTAG BST:YES
长度:14 mm专用输入次数:4
I/O 线路数量:80宏单元数:128
端子数量:100最高工作温度:85 °C
最低工作温度:-40 °C组织:4 DEDICATED INPUTS, 80 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:TFQFP封装等效代码:TQFP100,.63SQ
封装形状:SQUARE封装形式:FLATPACK, THIN PROFILE, FINE PITCH
电源:1.5/3.3,1.8 V可编程逻辑类型:EE PLD
传播延迟:6 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Programmable Logic Devices
最大供电电压:1.9 V最小供电电压:1.7 V
标称供电电压:1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

ATF1508BE-7AU100 数据手册

 浏览型号ATF1508BE-7AU100的Datasheet PDF文件第5页浏览型号ATF1508BE-7AU100的Datasheet PDF文件第6页浏览型号ATF1508BE-7AU100的Datasheet PDF文件第7页浏览型号ATF1508BE-7AU100的Datasheet PDF文件第9页浏览型号ATF1508BE-7AU100的Datasheet PDF文件第10页浏览型号ATF1508BE-7AU100的Datasheet PDF文件第11页 
1.6  
1.7  
Global Bus/Switch Matrix  
The global bus contains all input and I/O pin signals as well as the buried feedback signal from  
all 128 macrocells. The switch matrix in each logic block receives as its inputs all signals from  
the global bus. Under software control, up to 40 of these signals can be selected as inputs to the  
logic block.  
Foldback Bus  
Each macrocell also generates a foldback product term. This signal goes to the regional bus and  
is available to all 16 macrocells within the logic block. The foldback is an inverse polarity of one  
of the macrocell’s product terms. The 16 foldback terms in each logic block allow generation of  
high fan-in sum terms or other complex logic functions with little additional delay.  
2. Input and I/O Pins  
2.1  
Programmable Pin-keeper Option for Inputs and I/Os  
The ATF1508BE offers the option of individually programming each of its input or I/O pin so that  
pin-keeper circuit can be utilized. When any pin is driven high or low and then subsequently left  
floating, it will stay at that previous high or low level. This circuitry prevents undriven input and  
I/O lines from floating to intermediate voltage levels, which causes unnecessary power con-  
sumption and system noise. The keeper circuits eliminate the need for external pull-up resistors  
and eliminate their DC power consumption.  
Figure 2-1 shows the pin-keeper circuit for an Input Pin and Figure 2-2 shows the same for an  
I/O pin. The pin-keeper circuit is a weak feedback latch and has an effective resistance that is  
approximately 50 k.  
Figure 2-1. Input with Programmable Pin-keeper  
VCCINT  
50K  
8
ATF1508BE  
3663A–PLD–1/08  

ATF1508BE-7AU100 替代型号

型号 品牌 替代类型 描述 数据表
ATF1508BE-5AX100 ATMEL

类似代替

Highperformance CPLD

与ATF1508BE-7AU100相关器件

型号 品牌 获取价格 描述 数据表
ATF1508BE-7CU132 ATMEL

获取价格

Highperformance CPLD
ATF1508JC68-10 ETC

获取价格

Flash Complex PLD
ATF1508JC68-15 ETC

获取价格

Flash Complex PLD
ATF1508JC68-7 ETC

获取价格

Flash Complex PLD
ATF1508JC84-10 ETC

获取价格

Flash Complex PLD
ATF1508JC84-15 ETC

获取价格

Flash Complex PLD
ATF1508JC84-7 ETC

获取价格

Flash Complex PLD
ATF1508JI68-15 ETC

获取价格

Flash Complex PLD
ATF1508JI84-15 ETC

获取价格

Flash Complex PLD
ATF1508QC100-10 ETC

获取价格

Flash Complex PLD