5秒后页面跳转
AT17LV010-10CL PDF预览

AT17LV010-10CL

更新时间: 2024-10-27 19:32:55
品牌 Logo 应用领域
爱特美尔 - ATMEL 时钟内存集成电路
页数 文件大小 规格书
29页 414K
描述
Configuration Memory, 1MX1, Serial, CMOS, 6 X 6 MM, 1.04 MM HEIGHT, 1.27 MM PITCH, LAP-8

AT17LV010-10CL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SON,
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.76其他特性:IT CAN OPERATES ON 4.75-5.25 RANGE SUPPLY VOLTAGE ALSO
最大时钟频率 (fCLK):15 MHzJESD-30 代码:S-XDSO-N8
长度:5.99 mm内存密度:1048576 bit
内存集成电路类型:CONFIGURATION MEMORY内存宽度:1
功能数量:1端子数量:8
字数:1048576 words字数代码:1000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:1MX1
封装主体材料:UNSPECIFIED封装代码:SON
封装形状:SQUARE封装形式:SMALL OUTLINE
并行/串行:SERIAL峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.14 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:COPPER NICKEL GOLD端子形式:NO LEAD
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:5.99 mm
Base Number Matches:1

AT17LV010-10CL 数据手册

 浏览型号AT17LV010-10CL的Datasheet PDF文件第2页浏览型号AT17LV010-10CL的Datasheet PDF文件第3页浏览型号AT17LV010-10CL的Datasheet PDF文件第4页浏览型号AT17LV010-10CL的Datasheet PDF文件第5页浏览型号AT17LV010-10CL的Datasheet PDF文件第6页浏览型号AT17LV010-10CL的Datasheet PDF文件第7页 
Features  
EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-,  
2,097,152 x 1-, and 4,194,304 x 1-bit Serial Memories Designed to Store Configuration  
Programs for Field Programmable Gate Arrays (FPGAs)  
Supports both 3.3V and 5.0V Operating Voltage Applications  
In-System Programmable (ISP) via Two-Wire Bus  
Simple Interface to SRAM FPGAs  
Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera® FLEX®, APEX™  
Devices, ORCA®, Xilinx® XC3000, XC4000, XC5200, Spartan®, VirtexFPGAs  
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays  
Very Low-power CMOS EEPROM Process  
FPGA  
Configuration  
EEPROM  
Memory  
Programmable Reset Polarity  
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC  
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead PLCC, 20-lead SOIC, 44-lead PLCC and  
44-lead TQFP Packages  
Emulation of Atmel’s AT24CXXX Serial EEPROMs  
Low-power Standby Mode  
High-reliability  
AT17LV65  
– Endurance: 100,000 Write Cycles  
– Data Retention: 90 Years for Industrial Parts (at 85°C) and 190 Years for  
Commercial Parts (at 70°C)  
AT17LV128  
AT17LV256  
AT17LV512  
AT17LV010  
AT17LV002  
AT17LV040  
Green (Pb/Halide-free/RoHS Compliant) Package Options Available  
1. Description  
The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easy-  
to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The  
AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-  
lead PLCC, 20-lead SOIC, 44-lead PLCC and 44-lead TQFP, see Table 1-1. The  
AT17LV series Configurators uses a simple serial-access procedure to configure one  
or more FPGA devices. The user can select the polarity of the reset function by pro-  
gramming four EEPROM bytes. These devices also support a write-protection  
mechanism within its programming mode.  
3.3V and 5V  
System Support  
The AT17LV series configurators can be programmed with industry-standard pro-  
grammers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.  
2321H–CNFG–03/06  

与AT17LV010-10CL相关器件

型号 品牌 获取价格 描述 数据表
AT17LV010-10CU ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV010-10DP ATMEL

获取价格

Space FPGA Configuration EEPROM
AT17LV010-10DP_05 ATMEL

获取价格

Space FPGA Configuration EEPROM
AT17LV010-10DP-E ATMEL

获取价格

Space FPGA Configuration EEPROM
AT17LV010-10DP-M ATMEL

获取价格

Space FPGA Configuration EEPROM
AT17LV010-10DP-MQ ATMEL

获取价格

Space FPGA Configuration EEPROM
AT17LV010-10DP-SV ATMEL

获取价格

MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 1 MEGABIT SERIAL EEPROM, MONOLITHIC SILICON
AT17LV010-10JC ATMEL

获取价格

FPGA Configuration E2PROM Memory
AT17LV010-10JI ATMEL

获取价格

FPGA Configuration E2PROM Memory
AT17LV010-10JJ ATMEL

获取价格

Configuration Memory, 1MX1, Serial, CMOS, PQCC20, PLASTIC, MS-018AA, LCC-20