5秒后页面跳转
AS4C16M16S-6BIN PDF预览

AS4C16M16S-6BIN

更新时间: 2022-02-26 10:34:33
品牌 Logo 应用领域
ALSC /
页数 文件大小 规格书
54页 2323K
描述
Programmable Mode registers

AS4C16M16S-6BIN 数据手册

 浏览型号AS4C16M16S-6BIN的Datasheet PDF文件第3页浏览型号AS4C16M16S-6BIN的Datasheet PDF文件第4页浏览型号AS4C16M16S-6BIN的Datasheet PDF文件第5页浏览型号AS4C16M16S-6BIN的Datasheet PDF文件第7页浏览型号AS4C16M16S-6BIN的Datasheet PDF文件第8页浏览型号AS4C16M16S-6BIN的Datasheet PDF文件第9页 
AS4C16M16S  
Operation Mode  
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4  
shows the truth table for the operation commands.  
Table 4. Truth Table (Note (1), (2))  
Command  
BankActivate  
State CKEn-1 CKEn DQM BA0,1 A10 A0-9,12 CS# RAS# CAS# WE#  
Idle(3)  
Any  
H
H
H
H
H
H
H
H
H
H
H
H
H
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
V
V
V
V
X
X
X
X
X
X
V
V
X
V
V
V
V
Row address  
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
H
L
H
L
X
H
L
X
X
L
L
H
H
H
L
H
L
BankPrecharge  
PrechargeAll  
L
H
L
X
X
Any  
L
L
Active(3)  
Active(3)  
Active(3)  
Active(3)  
Idle  
H
H
H
H
L
L
Column  
address  
(A0 ~ A8)  
Write  
Write and AutoPrecharge  
Read  
H
L
L
L
Column  
address  
(A0 ~ A8)  
L
H
H
L
Read and Autoprecharge  
Mode Register Set  
No-Operation  
H
L
OP code  
L
Any  
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
H
X
L
H
H
X
L
H
L
Burst Stop  
Active(4)  
Any  
Device Deselect  
AutoRefresh  
X
H
H
X
H
X
V
X
H
X
X
H
X
X
Idle  
SelfRefresh Entry  
SelfRefresh Exit  
Idle  
L
L
Idle  
X
H
X
V
X
H
X
X
H
X
X
X
H
X
V
X
H
X
X
H
X
X
L
H
L
X
X
X
X
X
X
X
X
(SelfRefresh)  
Clock Suspend Mode Entry  
Power Down Mode Entry  
Active  
Any(5)  
Active  
H
H
L
X
X
X
X
Clock Suspend Mode Exit  
Power Down Mode Exit  
L
L
H
H
X
X
X
X
X
X
X
X
Any  
(PowerDown)  
Data Write/Output Enable  
Data Mask/Output Disable  
Active  
Active  
H
H
X
X
L
X
X
X
X
X
X
H
Note: 1. V=Valid, X=Don't Care, L=Low level, H=High level  
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.  
3. These are states of bank designated by BA signal.  
4. Device state is 1, 2, 4, 8, and full page burst operation.  
5. Power Down Mode can not enter in the burst operation.  
When this command is asserted in the burst cycle, device state is clock suspend mode.  
Confidential  
6
Rev. 3  
Feb. /2014  

与AS4C16M16S-6BIN相关器件

型号 品牌 描述 获取价格 数据表
AS4C16M16S-6TAN ALSC Programmable Mode registers

获取价格

AS4C16M16S-6TCN ALSC Programmable Mode registers

获取价格

AS4C16M16S-6TIN ALSC Programmable Mode registers

获取价格

AS4C16M16S-7BCN ALSC Programmable Mode registers

获取价格

AS4C16M16S-7TCN ALLIED 16MX16 SYNCHRONOUS DRAM, 5.4ns, PDSO54, 0.400 INCH, HALOGEN FREE AND ROHS COMPLIANT, PLAST

获取价格

AS4C16M16S-7TCN ALSC Programmable Mode registers

获取价格