5秒后页面跳转
AS4C16M16D1A PDF预览

AS4C16M16D1A

更新时间: 2022-02-26 12:11:07
品牌 Logo 应用领域
ALSC /
页数 文件大小 规格书
64页 2070K
描述
66-pin TSOPII PACKAGE

AS4C16M16D1A 数据手册

 浏览型号AS4C16M16D1A的Datasheet PDF文件第5页浏览型号AS4C16M16D1A的Datasheet PDF文件第6页浏览型号AS4C16M16D1A的Datasheet PDF文件第7页浏览型号AS4C16M16D1A的Datasheet PDF文件第9页浏览型号AS4C16M16D1A的Datasheet PDF文件第10页浏览型号AS4C16M16D1A的Datasheet PDF文件第11页 
16Mx16 DDR1-AS4C16M16D1A  
Mode Register Set (MRS)  
The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs  
CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The  
default value of the Mode Register is not defined; therefore the Mode Register must be written by the user.  
Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by  
asserting Low on  
,
,
,
, BA1 and BA0 (the device should have all banks idle with no bursts in  
WE  
CS RAS CAS  
progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12  
and BA0, BA1 in the same cycle in which and are asserted Low is written into the Mode  
,
,
WE  
CS RAS CAS  
Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode  
Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses  
A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0  
should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should  
not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for  
specific codes for various burst lengths, burst types and CAS latencies.  
Table 4. Mode Register Bitmap  
BA1 BA0 A12 A11 A10 A9  
A8  
A7  
A6  
A5  
A4  
A3  
BT  
A2  
A1  
A0  
Address Field  
Mode Register  
0
0
RFU must be set to “0”  
T.M.  
CAS Latency  
Burst Length  
A8 A7 Test Mode  
A6 A5 A4 CAS Latency A3 Burst Type A2 A1 A0 Burst Length  
Reserved  
Reserved  
2
0
1
0
0
1
Normal mode  
DLL Reset  
Test mode  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
Sequential  
Interleave  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Reserved  
2
X
4
3
8
BA0 Mode  
Reserved  
Reserved  
2.5  
Reserved  
Reserved  
Reserved  
Reserved  
0
1
MRS  
EMRS  
Reserved  
Burst Length Field (A2~A0)  
This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be  
2, 4, 8.  
Table 5. Burst Length  
A2  
0
A1  
0
A0  
0
Burst Length  
Reserved  
2
0
0
1
0
1
0
4
0
1
1
8
1
0
0
Reserved  
Reserved  
Reserved  
Reserved  
1
0
1
1
1
0
1
1
1
Confidential  
- 8/64 -  
Rev.1.1  
July 2015  

与AS4C16M16D1A相关器件

型号 品牌 描述 获取价格 数据表
AS4C16M16D1A-5TCN ALSC Auto Refresh and Self Refresh

获取价格

AS4C16M16D1A-5TIN ALSC Auto Refresh and Self Refresh

获取价格

AS4C16M16D2-25BCN ALSC fully sunchronous operation

获取价格

AS4C16M16D2-25BIN ALSC fully sunchronous operation

获取价格

AS4C16M16MD1 ALSC Programmable output buffer driver strength

获取价格

AS4C16M16MD1-6BCN ALSC Programmable output buffer driver strength

获取价格