Philips Semiconductors
Application note
Using the P82B96 for bus interface
AN460
capability in one direction only. Its two sides are linked by an internal
30 Ω resistor. This means that the loading on one side of the chip is
always part of the loading seen at the other side. It does not allow
different logic levels between busses having different voltages. The
bus voltages on each side of P82B715 are always matched within
100 mV.
Terminology
2
Because the I C bus handles bi-directional data flow, any buffer
device must be bi-directional. So inputs are also outputs. Describing
a buffer operation without reference to ‘input’ and ‘output’ signals
presents difficulties: forgive the occasional use of these descriptions.
We also make assumptions about the possible system connections
to the chip, but these should not be taken to imply restrictions. In
many of the applications described it would also be possible to
The P82B96 is not pin-compatible with the P82B715, but its 30 mA
static sink capability will overlap some P82B715 applications.
P82B96 can also directly drive the 10x load that P82B715
drives — and P82B96 extends operation down to 2 V supply.
2
exchange the terms ‘I C’ and ‘Buffered’ bus.
2
Sx and Sy: the I C side
We have named one side of the P82B96 the ‘I C’ side (Sx and Sy).
2
We intend that this I/O pin will mostly be connected to a normal 5V
P82B96 FEATURES
2
I C bus comprising just a few chips and short wiring — for example
2
a system not more complex than the I C demonstration boards such
Buffered bus drive capability
The 30 mA buffered bus static sink capability is useful when driving
opto-couplers.
as OM4151 or OM1016. While this I/O pin is COMPATIBLE with
normal I C signals, the logic voltage thresholds we use on this ‘I C’
pin are non-standard.
2
2
It is also possible to drive low impedance, high voltage, long busses
directly from the P82B96, but the overall performance will be
dependent on the characteristics of the bus and it is difficult to fully
address this in the specifications for the P82B96.
Tx, Rx, and Ty, Ry: the buffered side
The other side of the chip features the separated input and output
pins Tx and Rx. While that provides the possibility to include
opto-couplers or to interface to other bus systems, in many
applications those two pins will simply be linked together to form an
I/O with properties exactly the same as any conventional I C bus
product. We refer to the linked Rx/Tx I/O as the ‘buffered’ bus side.
1. The 30 mA Tx and Ty outputs do not guarantee full 100 kHz
operation when directly driving a long, high voltage bus. This is
because a 15 V supply and 30 mA static drive implies a
minimum pull-up resistor of 500Ω. With 500Ω, a 4 nF bus load
2
2
This buffered I/O is intended for connection into all the unusual bus
systems — anything from 2 V to 15 V, with currents from microamps
to 30 mA static sink, and conventional 0.4 V saturation. Its input
means a time-constant of 2 µsecs., which exceeds the I C
risetime specification.
On 5 V, the 30 mA drive permits a pull-up of 167Ω, so the time
constant with a 4 nF bus load easily permits full 100 kHz
operation.
logic threshold adapts to be always half the P82B96 V
.
CC
When the buffered bus pull-ups return to V the buffered bus is
CC
2
fully I C compliant.
Typically, applications for long, high voltage, busses will use low
speeds. For example the clock speed will usually be chosen
lower than 30 kHz when working with a bus longer than 100
meters.
Comparison between the P82B96 and the P82B715
bus extender
2
In the P82B96 the I C and buffered bus loads are independent. The
2. If the buffered side is used to directly drive long wires then
‘ringing’ on the output bus becomes a possibility, with a strong
probability that the I/O pin will be driven below the ground
potential.
bus loading on one input does not influence the load to be driven by
devices connected to the corresponding ‘buffered’ output. While the
I C and buffered ports of one P82B96 share a common GND
2
connection, opto-coupling the buffered signals allows connection to
2
another I C bus operating on a separate, isolated ground (Figures 4
The P82B96 does not allow I/O pins to be driven below ground
or above 15 V. Therefore for long, ‘dirty’ busses we recommend
the use of external schottky diode and zener clamps (Figure 7).
and 5).
This is not the case in the P82B715 bus extender, which operates
by providing linear x10 current amplification of the bus current sink
Table 1. Table of drive capability
Type of application
Will drive bus load
To guaranteed clock
100 kHz
2
2
Normal 5 V I C
All normal I C loads
Low impedance 5 V
3.3 V ±10% bus
1/10 R and 10*C (4 nF)
100 kHz
2
All normal I C loads
100 kHz
Low impedance 3.3 V
SMB bus (350 µA)
15 V bus, 500Ω
1/10 normal R, 10*C
All SMB loads
< 2 nF
100 kHz
normal SMB specs
100 kHz
15 V bus > 500Ω
> 2 nF
depends on capacitance
6
2001 Feb 14
5秒后页面跳转
NE5532P芯片资料：引脚说明、电气参数及替换型号推荐
解读MMBT5401数据手册：电气参数及替换型号推荐
深入解读BAV70数据手册：特性、应用、封装、电气参数及替换型号推荐
74HC595D芯片引脚图及功能、参数介绍、替代型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
