Philips Semiconductors
Application note
Using the P82B96 for bus interface
AN460
+V = 15 V
CC
+V = 15 V
CC
+5 V
+5 V
1K
1K
SDA
SDA
Tx
Rx
Tx
Rx
LONG TWISTED PAIR
15 V
15 V
1/2 P82B96
1/2 P82B96
NOTE: Schottky diode and zener clamps applied to limit spurious signals
SU01020
2
Figure 7. Driving a high voltage, low impedance “I C” bus
With Tx connected to Rx, when it reaches 50% of the V supply
Power dissipation under fault conditions
The current drive capability of the buffered Tx and Ty outputs
exceeds 100 mA. If a wiring fault causes a short from these pins to
CC
voltage the Rx input senses that Tx has been released, and returns
a ‘high’ signal to its output at Sx, allowing this voltage to continue its
2
rise again towards the I C supply. It will be recognized as high by
V
CC
(or to a buffered bus supply when using different supplies) then
2
other I C chips when it reaches their logic threshold. Typical
high dissipations result when Sx or Sy are driven low. The rated 300
mW dissipation can be exceeded within a very short time.
waveforms are shown in Figure 8.
This delay in termination of the low signal on Sx will be further
extended if Tx and Rx are not directly linked and there are other
delays inherent in the signal path between Tx and Rx. Including slow
opto-couplers in the loop will exaggerate these delays (see Figure 4).
Appropriate precautions should be taken to ensure that such a
short-circuit does not occur.
Bus characteristics and rise/fall times
In general terms, the rise times which will be observed on a bus
driven by the P82B96 will be simply determined by the pull-up
resistor used and the total capacitive load presented to the bus.
ch1: freq = 624 kHz
The fall time is determined mostly by the dynamic pull down current
capability and the capacitive load, with some modification caused by
the varying current in the bus pull up resistor.
Rx/Tx
The effective logic signal propagation time will depend on the input
logic thresholds of the P82B96, and of any other devices connected
to the I C or buffered bus.
Sx
2
On a 2 V supply, the Sx and Sy thresholds are approaching half the
supply rail. On a 5V supply their (0.65V) threshold is much closer to
GND than usual for logic inputs. This causes some additional delay
in the effective propagation time on falling edges, and reduces those
delays on the rising edges.
Horiz: 200ns/div. VertL 2V/div.
SU01071
Figure 8. Low to High propagation of Sx with Tx linked to RX
For Rx and Ry, the threshold is always 50% of V so switching
levels are ‘conventional’ when the buffered bus pull-ups are
CC
2
Sx = 5V I C bus, Tx = buffered bus with pull-up to V = 10V
CC
connected to V . However, if the buffered bus pull-ups connect to a
CC
supply voltage different to V , the rise/fall times required to reach
CC
the Rx threshold may need to be taken into account.
P82B96 response time for propagation of low to
high at Sx
With Tx connected to Rx, a low at Sx causes a low at Tx and thus to
Rx. The low at Rx enables a ‘clamp’ at 1V, the logic low, on Sx.
2
So when the Sx input is released, the voltage on the I C bus rises
towards this 1V clamping level set by the return signal from Rx,
which is still low.
As Sx rises past its 0.65V input threshold, the Tx output drive will be
released. The Tx output voltage will begin to rise at a rate determined
by its load capacitance and the pull up resistor used at Tx.
5
2001 Feb 14