ADF4158
Data Sheet
PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS
CPGND 1
18 SDV
DD
MUXOUT
LE
AGND
AGND
2
3
4
5
6
17
16
15
ADF4158
TOP VIEW
(Not to Scale)
RF
RF
B
A
DATA
IN
IN
14 CLK
CE
AV
DD
13
NOTES
1. THE LFCSP HAS AN EXPOSED PADDLE
THAT MUST BE CONNECTED TO GND.
Figure 5. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic Description
1
2, 3
4
CPGND
AGND
RFINB
Charge Pump Ground. This is the ground return path for the charge pump.
Analog Ground. This is the ground return path of the prescaler.
Complementary Input to the RF Prescaler. Decouple this point to the ground plane with a small bypass capacitor,
typically 100 pF.
5
RFINA
AVDD
Input to the RF Prescaler. This small signal input is normally ac-coupled from the VCO.
Positive Power Supply for the RF Section. Place decoupling capacitors to the digital ground plane as close as possible
to this pin. AVDD must have the same voltage as DVDD.
6, 7, 8
9
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and an equivalent input resistance of 100 kΩ.
It can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
10
11
12
13
14
DGND
SDGND
TXDATA
CE
Digital Ground.
Digital Σ-Δ Modulator Ground. Ground return path for the Σ-Δ modulator.
Tx Data Pin. Provide data to be transmitted in FSK or PSK mode on this pin.
Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-state mode.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the shift
register on the CLK rising edge. This input is a high impedance CMOS input.
CLK
15
16
17
18
19
DATA
LE
Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits. This input is a high
impedance CMOS input.
Load Enable, CMOS Input. When LE is high, the data stored in the shift registers is loaded into one of the eight latches,
with the latch being selected using the control bits.
Multiplexer Output. This pin allows either the RF lock detect, the scaled RF, or the scaled reference frequency to be
accessed externally.
Power Supply Pin for the Digital Σ-Δ Modulator. This pin should be the same voltage as AVDD. Place decoupling
capacitors to the ground plane as close as possible to this pin.
MUXOUT
SDVDD
DVDD
Positive Power Supply for the Digital Section. Place decoupling capacitors to the digital ground plane as close as
possible to this pin. DVDD must have the same voltage as AVDD.
20, 21
22
SW1, SW2
VP
Switches for Fast Lock.
Charge Pump Power Supply. This should be greater than or equal to VDD. In systems where VDD is 3 V, it can be set to
5.5 V and used to drive a VCO with a tuning range of up to 5.5 V.
23
RSET
Connecting a resistor between this pin and ground sets the maximum charge pump output current. The relationship
between ICP and RSET is
25.5
RSET
ICPmax
=
where:
ICPmax = 5 mA.
RSET = 5.1 kΩ.
24
25
CP
EPAD
Charge Pump Output. When enabled, this provides ICP to the external loop filter, which in turn drives the external VCO.
Exposed Paddle. The LFCSP has an exposed paddle that must be connected to GND.
Rev. I | Page 8 of 35
5秒后页面跳转
AT24C256芯片手册参数分析、引脚说明、读写程序示例
LAN8720A的替代型号推荐、资料手册数据分析、特点介绍
SS8550数据手册：应用场景、主要参数分析、特性分析
UC3845全面解析：资料手册参数、引脚详解、维修技巧与替代型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
