ADF4106BCP

更新时间： 2024-02-05 10:41:32

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
20页	227K
描述
PLL Frequency Synthesizer

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

ADF4106BCP 数据手册

ADF4106

MUXOUT AND LOCK DETECT

N = BP + A

The output multiplexer on the ADF4110 family allows the user

to access various internal points on the chip. The state of

MUXOUT is controlled by M3, M2, and M1 in the Function

Latch. Table V shows the full truth table. Figure 6 shows the

MUXOUT section in block diagram form.

TO PFD

13-BIT B

COUNTER

LOAD

6-BIT A

COUNTER

FROM RF

INPUT STAGE

PRESCALER

P/P + 1

Lock Detect

MODULUS

CONTROL

MUXOUT can be programmed for two types of lock detect:

digital lock detect and analog lock detect.

N DIVIDER

Digital lock detect is active high. When LDP in the R counter

latch is set to 0, digital lock detect is set high when the phase

error on three consecutive Phase Detector cycles is less than

15 ns. With LDP set to “1,” five consecutive cycles of less than

15 ns are required to set the lock detect. It will stay set high

until a phase error of greater than 25 ns is detected on any sub-

sequent PD cycle.

Figure 4. A and B Counters

R COUNTER

The 14-bit R counter allows the input reference frequency to

be divided down to produce the reference clock to the phase

frequency detector (PFD). Division ratios from 1 to 16,383

are allowed.

The N-channel open-drain analog lock detect should be oper-

ated with an external pull-up resistor of 10 k⍀ nominal. When

lock has been detected this output will be high with narrow low-

going pulses.

PHASE FREQUENCY DETECTOR (PFD) AND

CHARGE PUMP

The PFD takes inputs from the R counter and N counter (N =

BP + A) and produces an output proportional to the phase and

frequency difference between them. Figure 5 is a simplified

schematic. The PFD includes a programmable delay element

which controls the width of the anti-backlash pulse. This pulse

ensures that there is no deadzone in the PFD transfer function

and minimizes phase noise and reference spurs. Two bits in the

Reference Counter Latch, ABP2 and ABP1 control the width of

the pulse. See Table III.

ANALOG LOCK DETECT

DIGITAL LOCK DETECT

R COUNTER OUTPUT

N COUNTER OUTPUT

SDOUT

MUX

CONTROL

MUXOUT

CHARGE

PUMP

DGND

R DIVIDER

Figure 6. MUXOUT Circuit

INPUT SHIFT REGISTER

CLR1

PROGRAMMABLE

DELAY

The ADF4110 family digital section includes a 24-bit input shift

6-bit A counter and a 13-bit B counter. Data is clocked into the

24-bit shift register on each rising edge of CLK. The data is

clocked in MSB first. Data is transferred from the shift register

to one of four latches on the rising edge of LE. The destina-

tion latch is determined by the state of the two control bits

(C2, C1) in the shift register. These are the two LSBs, DB1 and

DB0, as shown in the timing diagram of Figure 1. The truth table

for these bits is shown in Table VI. Table I shows a summary

of how the latches are programmed.

ABP2

ABP1

CLR2

D2 Q2

DOWN

N DIVIDER

CPGND

R DIVIDER

N DIVIDER

Table I. C2, C1 Truth Table

Control Bits

Data Latch

CP OUTPUT

R Counter

N Counter (A and B)

Function Latch (Including Prescaler)

Initialization Latch

Figure 5. PFD Simplified Schematic and Timing (In Lock)

REV. 0

–9–

1...6 7 8910 11 12...20

中文翻译

下载PDF

ADF4106BCP 替代型号

型号	品牌	替代类型	描述	数据表
ADF4106BCP	ADI	当前型号	PLL Frequency Synthesizer
ADF4113BCPZ	ADI	功能相似	RF PLL Frequency Synthesizers
ADF4156BCPZ	ADI	功能相似	6 GHz Fractional-N Frequency Synthesizer

与ADF4106BCP相关器件

型号	品牌	描述	获取价格	数据表
ADF4106BCP-REEL	ROCHESTER	PLL FREQUENCY SYNTHESIZER, 6000 MHz, QCC20, 4 X 4 MM, MO-220VGGD-1, LFCSP-20	获取价格
ADF4106BCP-REEL	ADI	IC PLL FREQUENCY SYNTHESIZER, 6000 MHz, QCC20, 4 X 4 MM, MO-220VGGD-1, LFCSP-20, PLL or Fr	获取价格
ADF4106BCP-REEL7	ADI	IC PLL FREQUENCY SYNTHESIZER, 6000 MHz, QCC20, 4 X 4 MM, MO-220VGGD-1, LFCSP-20, PLL or Fr	获取价格
ADF4106BCP-REEL7	ROCHESTER	PLL FREQUENCY SYNTHESIZER, 6000 MHz, QCC20, 4 X 4 MM, MO-220VGGD-1, LFCSP-20	获取价格
ADF4106BCPZ	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BCPZ-R7	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BCPZ-RL	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BRU	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BRU-REEL	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BRU-REEL7	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BRUZ	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BRUZ-R7	ADI	PLL Frequency Synthesizer	获取价格
ADF4106BRUZ-REEL	ADI	PLL FREQUENCY SYNTHESIZER, 6000MHz, PDSO16, MO-153AB, TSSOP-16	获取价格
ADF4106BRUZ-REEL7	ADI	PLL FREQUENCY SYNTHESIZER, 6000MHz, PDSO16, MO-153AB, TSSOP-16	获取价格
ADF4106BRUZ-RL	ADI	PLL Frequency Synthesizer	获取价格
ADF4106-SCPZ-EP	ADI	PLL FREQUENCY SYNTHESIZER, 6000MHz, QCC16, 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD1, LFCSP-16	获取价格
ADF4106-SCPZ-EP-R7	ADI	PLL FREQUENCY SYNTHESIZER, 6000MHz, QCC16, 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD1, LFCSP-16	获取价格
ADF4106SRU-EP	ROCHESTER	PLL FREQUENCY SYNTHESIZER	获取价格
ADF4106SRUZ-EP-R7	ADI	6 GHz integer-N PLL	获取价格
ADF4107	ADI	PLL Frequency Synthesizer	获取价格

与ADF4106BCP相关文章

热敏电阻型号命名规则的深度解析
2024-06-04

5
晶闸管控制角与电压关系专业性解答
2024-06-04

3
平面型VDMOS与超结型VDMOS的雪崩耐量差异及选择指南
2024-06-04

2
快速解读数据手册：HT7533引脚图说明、参数分析、技术特点
2024-06-04

2

产品中心

服务支持

精选活动

关于我们

帮助中心

ADF4106BCP

ADF4106BCP 数据手册

ADF4106BCP 替代型号

与ADF4106BCP相关器件

与ADF4106BCP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADF4106BCP

ADF4106BCP 数据手册

ADF4106BCP 替代型号

与ADF4106BCP相关器件

与ADF4106BCP相关文章

您还可以找

您在本页遇到什么问题？