AD9557
Data Sheet
LOGIC OUTPUTS (M3 TO M0, IRQ)
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LOGIC OUTPUTS (M3 to M0, IRQ)
Output High Voltage (VOH)
Output Low Voltage (VOL)
IRQ Leakage Current
Active Low Output Mode
Active High Output Mode
DVDD3 − 0.4
V
V
IOH = 1 mA
IOL = 1 mA
Open-drain mode
VOH = 3.3 V
VOL = 0 V
0.4
−200
100
ꢀA
ꢀA
SYSTEM CLOCK INPUTS (XOA, XOB)
Table 6.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SYSTEM CLOCK MULTIPLIER
Output Frequency Range
750
805
MHz
MHz
The VCO range may place limitations on
nonstandard system clock input frequencies
Phase Frequency Detector (PFD) Rate
Frequency Multiplication Range
SYSTEM CLOCK REFERENCE INPUT PATH
Input Frequency Range
150
255
2
Assumes valid system clock and PFD rates
10
20
400
MHz
V/ꢀs
Minimum Input Slew Rate
Minimum limit imposed for jitter
performance
Common-Mode Voltage
Differential Input Voltage Sensitivity
1.05
250
1.16
1.25
V
Internally generated
mV p-p Minimum voltage across pins required to
ensure switching between logic states;
the instantaneous voltage on either pin
must not exceed the supply rails;
can accommodate single-ended input by
ac grounding of complementary input;
1 V p-p recommended for optimal jitter
performance
System Clock Input Doubler Duty Cycle
This is the amount of duty cycle variation
that can be tolerated on the system clock
input to use the doubler
System Clock Input = 50 MHz
System Clock Input = 20 MHz
System Clock Input = 16 MHz to 20 MHz 47
Input Capacitance
45
46
50
50
50
3
55
54
53
%
%
%
pF
Single-ended, each pin
Input Resistance
4.2
kΩ
CRYSTAL RESONATOR PATH
Crystal Resonator Frequency Range
Maximum Crystal Motional Resistance
10
50
100
MHz
Ω
Fundamental mode, AT cut crystal
Rev. A | Page 6 of 92