5秒后页面跳转
AD9549ABCPZ-REEL7 PDF预览

AD9549ABCPZ-REEL7

更新时间: 2024-01-03 13:01:52
品牌 Logo 应用领域
亚德诺 - ADI 晶体时钟发生器微控制器和处理器外围集成电路PC
页数 文件大小 规格书
76页 1905K
描述
Dual Input Network Clock Generator/Synchronizer

AD9549ABCPZ-REEL7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN,针数:64
Reach Compliance Code:unknown风险等级:5.77
Is Samacsys:NJESD-30 代码:S-XQCC-N64
JESD-609代码:e3长度:9 mm
湿度敏感等级:1端子数量:64
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:750 MHz封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):225
主时钟/晶体标称频率:1000 MHz认证状态:COMMERCIAL
座面最大高度:1 mm最大供电电压:1.89 V
最小供电电压:1.71 V标称供电电压:1.8 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:9 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

AD9549ABCPZ-REEL7 数据手册

 浏览型号AD9549ABCPZ-REEL7的Datasheet PDF文件第2页浏览型号AD9549ABCPZ-REEL7的Datasheet PDF文件第3页浏览型号AD9549ABCPZ-REEL7的Datasheet PDF文件第4页浏览型号AD9549ABCPZ-REEL7的Datasheet PDF文件第6页浏览型号AD9549ABCPZ-REEL7的Datasheet PDF文件第7页浏览型号AD9549ABCPZ-REEL7的Datasheet PDF文件第8页 
AD9549  
Parameter  
Min  
Typ  
Max  
Unit  
Test Conditions/Comments  
SYSTEM CLOCK INPUT  
System clock inputs should always be ac-  
coupled (both single-ended and differential)  
SYSCLK PLL Bypassed  
Input Capacitance  
Input Resistance  
1.5  
2.6  
pF  
kΩ  
Single-ended, each pin  
Differential  
2.4  
2.8  
Internally Generated DC Bias Voltage2  
Differential Input Voltage Swing3  
SYSCLK PLL Enabled  
0.93  
632  
1.17  
1.38  
V
mV p-p  
0 dBm into 50 Ω  
Input Capacitance  
Input Resistance  
Internally Generated DC Bias Voltage2  
Differential Input Voltage Swing3  
Crystal Resonator with SYSCLK PLL Enabled  
Motional Resistance  
3
2.6  
1.17  
pF  
kΩ  
V
Single-ended, each pin  
Differential  
2.4  
0.93  
632  
2.8  
1.38  
mV p-p  
0 dBm into 50 Ω  
9
100  
25 MHz, 3.2 mm × 2.5 mm AT cut  
CLOCK OUTPUT DRIVERS  
HSTL Output Driver  
Differential Output Voltage Swing  
1080  
0.7  
1280  
0.88  
1480  
1.06  
mV  
V
Output driver static; see Figure 12 for output  
swing vs. frequency  
Common-Mode Output Voltage2  
CMOS Output Driver  
Output driver static; see Figure 13 and  
Figure 14 for output swing vs. frequency  
Output Voltage High (VOH  
Output Voltage Low (VOL)  
Output Voltage High (VOH  
Output Voltage Low (VOL)  
TOTAL POWER DISSIPATION  
All Blocks Running4  
)
2.7  
1.4  
V
V
V
V
IOH = 1 mA, (Pin 37) = 3.3 V  
IOL = 1 mA, (Pin 37) = 3.3 V  
IOH = 1 mA, (Pin 37) = 1.8 V  
IOL = 1 mA, (Pin 37) = 1.8 V  
0.4  
0.4  
)
1060  
24  
1310  
70  
mW  
mW  
Worst case over supply, temperature, process  
Using either the power-down and enable  
register (Register 0x0010) or the PWRDOWN pin  
Power-Down Mode  
Digital Power-Down Mode  
Default with SYSCLK PLL Enabled  
565  
955  
713  
mW  
mW  
After reset or power-up with fS = 1 GHz,  
S4 = 0, S1 to S3 = 1, fSYSCLK = 25 MHz  
Default with SYSCLK PLL Disabled  
945  
1115  
mW  
After reset or power-up with fS = 1 GHz,  
S1 to S4 = 1  
With REFA or REFB Power-Down  
With HSTL Clock Driver Power-Down  
With CMOS Clock Driver Power-Down  
1105  
1095  
1107  
mW  
mW  
mW  
One reference still powered up  
1 Must be 0 V relative to AVDD3 (Pin 14) and 0 V relative to AVSS (Pin 33, Pin 43).  
2 Relative to AVSS (Pin 33, Pin 43).  
3 Must be 0 V relative to AVDD (Pin 36) and ≥0 V relative to AVSS (Pin 33, Pin 43).  
4 Typical measurement done with only REFA and HSTL output doubler turned off.  
Rev. D | Page 5 of 76  
 

与AD9549ABCPZ-REEL7相关器件

型号 品牌 描述 获取价格 数据表
AD9549APCBZ ADI Dual Input Network Clock Generator/Synchronizer

获取价格

AD9549BCPZ ADI Dual Input Network Clock Generator/Synchronizer

获取价格

AD9549BCPZ-REEL7 ADI IC 750 MHz, OTHER CLOCK GENERATOR, QCC64, 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD, LFCSP-64,

获取价格

AD9549XCPZ ADI Dual Input Network Clock Generator/Synchronizer

获取价格

AD9550 ADI Integer-N Clock Translator for Wireline Communications

获取价格

AD9550/PCBZ ADI Integer-N Clock Translator for Wireline Communications

获取价格