Datasheet > AD7175-2_17

AD7175-2_17

更新时间： 2024-11-05 01:18:47

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
63页	1118K
描述
24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD7175-2_17 数据手册

24-Bit, 250 kSPS, Sigma-Delta ADC with

20 µs Settling and True Rail-to-Rail Buffers

Data Sheet

AD7175-2

FEATURES

GENERAL DESCRIPTION

Fast and flexible output rate: 5 SPS to 250 kSPS

Channel scan data rate of 50 kSPS/channel (20 µs settling)

Performance specifications

The AD7175-2 is a low noise, fast settling, multiplexed, 2-/4-

channel (fully/pseudo differential) Σ-Δ analog-to-digital converter

(ADC) for low bandwidth inputs. It has a maximum channel

scan rate of 50 kSPS (20 µs) for fully settled data. The output

data rates range from 5 SPS to 250 kSPS.

17.2 noise free bits at 250 kSPS

20 noise free bits at 2.5 kSPS

24 noise free bits at 20 SPS

The AD7175-2 integrates key analog and digital signal condition-

ing blocks to allow users to configure an individual setup for

each analog input channel in use. Each feature can be user selected

on a per channel basis. Integrated true rail-to-rail buffers on the

analog inputs and external reference inputs provide easy to drive

high impedance inputs. The precision 2.5 V low drift (2 ppm/°C)

band gap internal reference (with output reference buffer) adds

embedded functionality to reduce external component count.

INL: 1 ppm of FSR

85 dB rejection of 50 Hz and 60 Hz with 50 ms settling

User configurable input channels

2 fully differential channels or 4 single-ended channels

Crosspoint multiplexer

On-chip 2.5 V reference ( 2 ppm/°C drift)

True rail-to-rail analog and reference input buffers

Internal or external clock

The digital filter allows simultaneous 50 Hz/60 Hz rejection at

27.27 SPS output data rate. The user can switch between

different filter options according to the demands of each

channel in the application. The ADC automatically switches

through each selected channel. Further digital processing

functions include offset and gain calibration registers,

configurable on a per channel basis.

Power supply: AVDD1 = 5 V, AVDD2 = IOVDD = 2 V to 5 V

Split supply with AVDD1/AVSS at 2.5 V

ADC current: 8.4 mA

Temperature range: −40°C to +105°C

3- or 4-wire serial digital interface (Schmitt trigger on SCLK)

Serial port interface (SPI), QSPI, MICROWIRE, and DSP

compatible

The device operates with a 5 V AVDD1, or 2.5 V AVDD1/AVSS,

and 2 V to 5 V AVDD2 and IOVDD supplies. The specified

operating temperature range is −40°C to +105°C. The AD7175-2 is

in a 24-lead TSSOP package.

APPLICATIONS

Process control: PLC/DCS modules

Temperature and pressure measurement

Medical and scientific multichannel instrumentation

Chromatography

Note that, throughout this data sheet, the dual function pin

names are referenced by the relevant function only.

FUNCTIONAL BLOCK DIAGRAM

REF– REF+ REFOUT

AVDD1 AVDD2 REGCAPA

IOVDD REGCAPD

AVDD1

AVSS

BUFFERED

PRECISION

REFERENCE

1.8V

LDO

1.8V

LDO

CROSSPOINT

MULTIPLEXER

INT

REF

RAIL-TO-RAIL

REFERENCE

INPUT BUFFERS

AIN0

AIN1

AIN2

AIN3

AIN4

AVDD

SCLK

SERIAL

INTERFACE

AND CONTROL

DIGITAL

FILTER

Ȉꢀǻꢁ$'&

DIN

DOUT/RDY

SYNC/ERROR

RAIL-TO-RAIL

ANALOG INPUT

BUFFERS

GPIO AND

MUX

I/O CONTROL

XTAL AND INTERNAL

CLOCK OSCILLATOR

CIRCUITRY

AVSS

AD7175-2

TEMPERATURE

SENSOR

AVSS

GPIO0 GPIO1

XTAL1 XTAL2/CLKIO

DGND

Figure 1.

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license isgranted by implication or otherwise under any patent or patent rightsof Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Technical Support

www.analog.com

12 3 4 5 6 7...63

中文翻译

下载PDF

与AD7175-2_17相关器件

型号	品牌	获取价格	描述	数据表
AD7175-2BRUZ	ADI	获取价格	24-Bit, 250 kSPS, Sigma-Delta ADC with 20 µs Settling and True Rail-to-Rail Buffe
AD7175-2BRUZ-RL	ADI	获取价格	24-Bit, 250 kSPS, Sigma-Delta ADC with 20 µs Settling and True Rail-to-Rail Buffe
AD7175-2BRUZ-RL7	ADI	获取价格	24-Bit, 250 kSPS, Sigma-Delta ADC with 20 µs Settling and True Rail-to-Rail Buffe
AD7175-8	ADI	获取价格	集成真轨到轨缓冲器的24位、8/16通道、250 kSPS、Σ-Δ型ADC
AD7175-8BCPZ	ADI	获取价格	24-Bit, 8-/16-Channel, 250 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers
AD7175-8BCPZ-RL	ADI	获取价格	24-Bit, 8-/16-Channel, 250 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers
AD7175-8BCPZ-RL7	ADI	获取价格	24-Bit, 8-/16-Channel, 250 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers
AD7176-2	ADI	获取价格	The AD7176-2 is a fast settling, highly accur
AD7176-2BRUZ	ADI	获取价格	The AD7176-2 is a fast settling, highly accur
AD7176-2BRUZ-RL	ADI	获取价格	The AD7176-2 is a fast settling, highly accur

与AD7175-2_17相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

AD7175-2_17

AD7175-2_17 数据手册

与AD7175-2_17相关器件

与AD7175-2_17相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD7175-2_17

AD7175-2_17 数据手册

与AD7175-2_17相关器件

与AD7175-2_17相关文章

您还可以找

您在本页遇到什么问题？