AD5330/AD5331/AD5340/AD5341
V
V
DD
REF
4
14
POWER-ON
RESET
AD5340
DB
DB
1
2
3
10
11
1
2
24
23
22
21
20
19
18
DB
DB
DB
DB
DB
DB
DB
DB
DB
9
8
10
11
BUF
DAC
REGISTER
INPUT
REGISTER
GAIN 10
12-BIT
DAC
5
3
BUF
BUFFER
V
OUT
7
6
5
4
3
2
1
0
DB 24
9
.
.
4
V
REF
OUT
NC
15
8
DB
0
12-BIT
AD5340
TOP VIEW
V
5
CS
6
9
WR
CLR
(Not to Scale)
7
GND
CS
RESET
POWER-DOWN
LOGIC
11
12
8
17 DB
16 DB
15 DB
9
WR
LDAC
10
11
12
GAIN
CLR
LDAC
14
V
DD
13
7
13
PD
PD GND
Figure 7. AD5340 Functional Block Diagram
Figure 8. AD5340 Pin Configuration
Table 7. AD5340 Pin Function Descriptions
Pin No.
Mnemonic
DBꢀ0
DBꢀꢀ
Description
ꢀ
2
3
4
5
1
7
Parallel Data Input.
Most Significant Bit of Parallel Data Input.
BUF
Buffer Control Pin. This pin controls whether the reference input to the DAC is buffered or unbuffered.
VREF
Reference Input.
VOUT
Output of DAC. Buffered output with rail-to-rail operation.
No Connect.
Ground reference point for all circuitry on the part.
NC
GND
8
CS
Active Low Chip Select Input. This is used in conjunction with WR to write data to the parallel interface.
Active Low Write Input. This is used in conjunction with CS to write data to the parallel interface.
9
WR
ꢀ0
ꢀꢀ
ꢀ2
ꢀ3
ꢀ4
GAIN
CLR
LDAC
PD
Gain Control Pin. This controls whether the output range from the DAC is 0 V to VREF or 0 V to 2 × VREF
Asynchronous active low control input that clears all input registers and DAC registers to zero.
Active low control input that updates the DAC registers with the contents of the input registers.
Power-Down Pin. This active low control pin puts the DAC into power-down mode.
.
VDD
Power Supply Input. These parts can operate from 2.5 V to 5.5 V and the supply should be decoupled with a
ꢀ0 μF capacitor in parallel with a 0.ꢀ μF capacitor to GND.
ꢀ5 to 24 DB0 to DB9
Ten Parallel Data Inputs.
Rev. A | Page 9 of 28