Datasheet > A3PE3000L-1PQ144M

A3PE3000L-1PQ144M

更新时间： 2024-09-21 06:34:55

品牌	Logo	应用领域
ACTEL		/
页数	文件大小	规格书
181页	5728K
描述
Military ProASIC3/EL Low-Power Flash FPGAs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A3PE3000L-1PQ144M 数据手册

浏览型号A3PE3000L-1PQ144M的Datasheet PDF文件第2页

浏览型号A3PE3000L-1PQ144M的Datasheet PDF文件第3页

浏览型号A3PE3000L-1PQ144M的Datasheet PDF文件第4页

浏览型号A3PE3000L-1PQ144M的Datasheet PDF文件第5页

浏览型号A3PE3000L-1PQ144M的Datasheet PDF文件第6页

浏览型号A3PE3000L-1PQ144M的Datasheet PDF文件第7页

v1.0

Military ProASIC3/EL Low-Power Flash FPGAs

with Flash*Freeze Technology

Advanced and Pro (Professional) I/Os^††

Features and Benefits

• 700 Mbps DDR, LVDS-Capable I/Os

†

Military Temperature Tested and Qualified

• Each Device Tested from –55°C to 125°C

Firm-Error Immune

• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

• Bank-Selectable I/O Voltages—up to 8 Banks per Chip

• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /

2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X, and

• Not Susceptible to Neutron-Induced Configuration Loss

†

LVCMOS 2.5 V / 5.0 V Input

Low Power

• Differential I/O Standards: LVPECL, LVDS, BLVDS, and M-LVDS

• Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL

2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3

Class I and II (A3PE3000L only)

• Dramatic Reduction in Dynamic and Static Power

• 1.2 V to 1.5 V Core and I/O Voltage Support for Low Power

†

• Low Power Consumption in Flash*Freeze Mode Allows for

Instantaneous Entry To / Exit From Low-Power Flash*Freeze

• I/O Registers on Input, Output, and Enable Paths

• Hot-Swappable and Cold-Sparing I/Os

• Programmable Output Slew Rate and Drive Strength

• Programmable Input Delay (A3PE3000L only)

• Schmitt Trigger Option on Single-Ended Inputs (A3PE3000L)

• Weak Pull-Up/-Down

• IEEE 1149.1 (JTAG) Boundary Scan Test

• Pin-Compatible Packages across the Military ProASIC®3EL

Family

Clock Conditioning Circuit (CCC) and PLL

• Six CCC Blocks, One with Integrated PLL (ProASIC3) and All

with Integrated PLL (ProASIC3EL)

Mode

• Supports Single-Voltage System Operation

H^•igh^LowCa^-Imp^pa^ec^dit^ay^{nce Switches}

• 600 k to 3 M System Gates

• Up to 504 kbits of True Dual-Port SRAM

• Up to 620 User I/Os

Reprogrammable Flash Technology

• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process

• Live-at-Power-Up (LAPU) Level 0 Support

• Single-Chip Solution

H^•igh^ReP^taeⁱⁿr^sfo^Prr^om^gra^amnc^me^{ed Design when Powered Off}

• 350 MHz (1.5 V systems) and 250 MHz (1.2 V systems) System

Performance

• Configurable

Phase

Shift, Multiply/Divide,

Delay

Capabilities, and External Feedback

• Wide Input Frequency Range 1.5 MHz to 250 MHz (1.2 V

systems) and 350 MHz (1.5 V systems)

• 3.3 V, 66 MHz, 66-Bit PCI (1.5 V systems) and 66 MHz, 32-Bit

SRAMs and FIFOs

PCI (1.2 V systems)

• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,

and ×18 organizations available)

In-System Programming (ISP) and Security

• Secure ISP Using On-Chip 128-Bit Advanced Encryption

Standard (AES) Decryption via JTAG (IEEE 1532–compliant)

• True Dual-Port SRAM (except ×18)

• 24 SRAM and FIFO Configurations with Synchronous

Operation:

to Secure FPGA Contents

H^•igh^Fla-P^she^Lr^of^co^krmance Routing Hierarchy

• Segmented, Hierarchical Routing and Clock Structure

• High-Performance, Low-Skew Global Network

• Architecture Supports Ultra-High Utilization

– 250 MHz: For 1.2 V Systems

– 350 MHz: For 1.5 V Systems

ARM^®Processor Support in ProASIC3/EL FPGAs

• ARM Cortex™-M1 Soft Processor Available with or without

Debug

Table 1-1 • Military ProASIC3/EL Low-Power Devices

ProASIC3/EL Devices

ARM Cortex-M1 Devices

System Gates

A3PE600L

A3P1000

A3PE3000L

M1A3P1000

M1A3PE3000L

600 k

13,824

108

1 M

24,576

144

3 M

75,264

504

112

1 k

VersaTiles (D-flip-flops)

RAM kbits (1,024 bits)

4,608-Bit Blocks

FlashROM Bits

1 k

Yes

Secure (AES) ISP

Integrated PLL in CCCs

VersaNet Globals

I/O Banks

Maximum User I/Os

Package Pins

270

154

620

PQFP

FBGA

PQ208

FG144

FG484

FG484, FG896

Notes:

1. Refer to the Cortex-M1 product brief for more information.

2. AES is not available for ARM-enabled ProASIC3/EL devices.

†

A3P1000 only supports 1.5 V core operation.

Flash*Freeze technology is not available for A3P1000.

†† Pro I/Os are not available on A3P1000.

August 2008

12 3 4 5 6 7...181

中文翻译

下载PDF

与A3PE3000L-1PQ144M相关器件

型号	品牌	获取价格	描述	数据表
A3PE3000L-1PQ208I	MICROSEMI	获取价格	Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP20
A3PE3000L-1PQ208Y	MICROSEMI	获取价格	FPGA
A3PE3000L-1PQ208YI	MICROSEMI	获取价格	Field Programmable Gate Array, 250MHz, 75264-Cell, CMOS, PQFP208
A3PE3000L-1PQG144M	ACTEL	获取价格	Military ProASIC3/EL Low-Power Flash FPGAs
A3PE3000L-1PQG208	ACTEL	获取价格	Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP20
A3PE3000L-1PQG208	MICROSEMI	获取价格	Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP20
A3PE3000L-1PQG208I	MICROSEMI	获取价格	Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP20
A3PE3000L-1PQG208I	ACTEL	获取价格	Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP20
A3PE3000L-1PQG208Y	MICROSEMI	获取价格	Field Programmable Gate Array, 250MHz, 75264-Cell, CMOS, PQFP208,
A3PE3000L-1PQG208YI	MICROSEMI	获取价格	Field Programmable Gate Array, 250MHz, 75264-Cell, CMOS, PQFP208,

与A3PE3000L-1PQ144M相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

34
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

31
SL74HC10N：高性能三输入与非门解析
2024-09-03

104
AIC1781A 电池充电控制器深度解析
2024-09-03

100

产品中心

服务支持

精选活动

关于我们

帮助中心

A3PE3000L-1PQ144M

A3PE3000L-1PQ144M 数据手册

与A3PE3000L-1PQ144M相关器件

与A3PE3000L-1PQ144M相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A3PE3000L-1PQ144M

A3PE3000L-1PQ144M 数据手册

与A3PE3000L-1PQ144M相关器件

与A3PE3000L-1PQ144M相关文章

您还可以找

您在本页遇到什么问题？