5秒后页面跳转
A3PE3000L-1PQG208 PDF预览

A3PE3000L-1PQG208

更新时间: 2024-11-08 19:31:39
品牌 Logo 应用领域
ACTEL 时钟可编程逻辑
页数 文件大小 规格书
224页 7287K
描述
Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP208, 28 X 28 MM, 3.40 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, QFP-208

A3PE3000L-1PQG208 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:28 X 28 MM, 3.40 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, QFP-208Reach Compliance Code:compliant
风险等级:5.76最大时钟频率:250 MHz
JESD-30 代码:S-PQFP-G208JESD-609代码:e3
长度:28 mm湿度敏感等级:3
可配置逻辑块数量:75264等效关口数量:3000000
输入次数:147逻辑单元数量:75264
输出次数:147端子数量:208
最高工作温度:70 °C最低工作温度:
组织:75264 CLBS, 3000000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装等效代码:QFP208,1.2SQ,20
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):245电源:1.2/1.5,1.2/3.3 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:4.1 mm子类别:Field Programmable Gate Arrays
最大供电电压:1.575 V最小供电电压:1.14 V
标称供电电压:1.2 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:28 mm
Base Number Matches:1

A3PE3000L-1PQG208 数据手册

 浏览型号A3PE3000L-1PQG208的Datasheet PDF文件第2页浏览型号A3PE3000L-1PQG208的Datasheet PDF文件第3页浏览型号A3PE3000L-1PQG208的Datasheet PDF文件第4页浏览型号A3PE3000L-1PQG208的Datasheet PDF文件第5页浏览型号A3PE3000L-1PQG208的Datasheet PDF文件第6页浏览型号A3PE3000L-1PQG208的Datasheet PDF文件第7页 
Revision 9  
®
ProASIC3L Low Power Flash FPGAs  
with Flash*Freeze Technology  
Features and Benefits  
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /  
2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X, and  
LVCMOS 2.5 V / 5.0 V Input  
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and  
M-LVDS  
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL  
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3  
Class I and II (A3PE3000L only)  
Wide Range Power Supply Voltage Support per JESD8-B,  
Allowing I/Os to Operate from 2.7 V to 3.6 V  
Wide Range Power Supply Voltage Support per JESD8-12,  
Allowing I/Os to Operate from 1.14 V to 1.575 V  
I/O Registers on Input, Output, and Enable Paths  
Hot-Swappable and Cold-Sparing I/Os Programmable Output  
Slew Rate and Drive Strength  
Low Power  
Dramatic Reduction in Dynamic and Static Power Savings  
1.2 V to 1.5 V Core and I/O Voltage Support for Low Power  
Low Power Consumption in Flash*Freeze Mode Allows for  
Instantaneous Entry to / Exit from Low-Power Flash*Freeze  
Mode  
Supports Single-Voltage System Operation  
Low-Impedance Switches  
High Capacity  
250,000 to 3,000,000 System Gates  
Up to 504 kbits of True Dual-Port SRAM  
Up to 620 User I/Os  
Reprogrammable Flash Technology  
Programmable Input Delay (A3PE3000L only)  
Schmitt Trigger Option on Single-Ended Inputs (A3PE3000L)  
Weak Pull-Up/-Down  
130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS  
Process  
Live-at-Power-Up (LAPU) Level 0 Support  
Single-Chip Solution  
IEEE 1149.1 (JTAG) Boundary Scan Test  
®
Pin-Compatible Packages across the ProASIC 3L Family  
Retains Programmed Design when Powered Off  
(except PQ208)  
High Performance  
Clock Conditioning Circuit (CCC) and PLL  
350 MHz (1.5 V systems) and 250 MHz (1.2 V systems) System  
Performance  
3.3 V, 66 MHz, 66-Bit PCI (1.5 V systems) and 66 MHz, 32-Bit  
PCI (1.2 V systems)  
Six CCC Blocks, One with Integrated PLL (ProASIC3L) and All  
with Integrated PLL (ProASIC3EL)  
Configurable Phase Shift, Multiply/Divide, Delay Capabilities,  
and External Feedback  
Wide Input Frequency Range 1.5 MHz to 250 MHz (1.2 V  
systems) and 350 MHz (1.5 V systems))  
In-System Programming (ISP) and Security  
Secure ISP Using On-Chip 128-Bit Advanced Encryption  
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)  
SRAMs and FIFOs  
®
FlashLock to Secure FPGA Contents  
Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,  
and ×18 organizations available)  
High-Performance Routing Hierarchy  
True Dual-Port SRAM (except ×18)  
24 SRAM and FIFO Configurations with Synchronous  
Operation:  
Segmented, Hierarchical Routing and Clock Structure  
High-Performance, Low-Skew Global Network  
Architecture Supports Ultra-High Utilization  
– 250 MHz: For 1.2 V systems  
Advanced and Pro (Professional) I/Os  
– 350 MHz: For 1.5 V systems  
700 Mbps DDR, LVDS-Capable I/Os  
1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation  
Bank-Selectable I/O Voltages—up to 8 Banks per Chip  
ARM® Processor Support in ProASIC3L FPGAs  
ARM Cortex™-M1 Soft Processor Available with or without  
Debug  
Table 1 • ProASIC3 Low-Power Product Family  
ProASIC3L Devices  
ARM Cortex-M1 Devices  
System Gates  
A3P250L  
A3P600L  
A3P1000L  
A3PE3000L  
1
M1A3P600L  
M1A3P1000L  
M1A3PE3000L  
250,000  
600,000  
13,824  
108  
24  
1,000,000  
3,000,000  
VersaTiles (D-flip-flops)  
RAM Kbits (1,024 bits)  
4,608-Bit Blocks  
6,144  
36  
8
24,576  
144  
32  
75,264  
504  
112  
1
FlashROM Kbits  
1
1
1
2
Secure (AES) ISP  
Yes  
1
Yes  
1
Yes  
1
Yes  
6
3
Integrated PLL in CCCs  
VersaNet Globals  
I/O Banks  
18  
4
18  
18  
18  
4
4
8
Maximum User I/Os  
157  
235  
300  
620  
Package Pins  
VQFP  
VQ100  
PQ208  
FG144, FG256  
3
PQFP  
PQ208  
FG144, FG256, FG484  
PQ208  
FG144, FG256, FG484  
PQ208  
FBGA  
FG324, FG484, FG896  
Notes:  
1. Refer to the Cortex-M1 product brief for more information.  
2. AES is not available for ARM Cortex-M1 ProASIC3L devices.  
3. For the A3PE3000L, the PQ208 package has six CCCs and two PLLs.  
February 2009  
I
© 2010 Actel Corporation  

与A3PE3000L-1PQG208相关器件

型号 品牌 获取价格 描述 数据表
A3PE3000L-1PQG208I MICROSEMI

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP20
A3PE3000L-1PQG208I ACTEL

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PQFP20
A3PE3000L-1PQG208Y MICROSEMI

获取价格

Field Programmable Gate Array, 250MHz, 75264-Cell, CMOS, PQFP208,
A3PE3000L-1PQG208YI MICROSEMI

获取价格

Field Programmable Gate Array, 250MHz, 75264-Cell, CMOS, PQFP208,
A3PE3000L-FG144M ACTEL

获取价格

Military ProASIC3/EL Low-Power Flash FPGAs
A3PE3000L-FG324 MICROSEMI

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PBGA32
A3PE3000L-FG324I MICROSEMI

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 250MHz, 75264-Cell, CMOS, PBGA32
A3PE3000L-FG324Y MICROSEMI

获取价格

FPGA
A3PE3000L-FG324YI MICROSEMI

获取价格

Field Programmable Gate Array, 250MHz, 75264-Cell, CMOS, PBGA324
A3PE3000L-FG484 MICROSEMI

获取价格

暂无描述