9ZXL0831
8-OUTPUT DB800ZL
Pin Configuration
48 47 46 45 44 43 42 41 40 39 38 37
1
2
3
4
5
6
7
8
9
CKPWRGD_PD#
GND
DIF_6#
DIF_6
VDD
36
35
34
33
32
31
30
29
28
27
26
25
VDDR
DIF_IN
DIF_5#
DIF_5
vOE5#
vOE4#
DIF_4#
DIF_4
VDD
DIF_IN#
9ZXL0831
SMBDAT
SMBCLK
DFB_OUT_NC#
DFB_OUT_NC
VDD
Paddle is
pin 49
Connect to GND
10
11
12
vOE0#
DIF_3#
DIF_3
NC
13 14 15 16 17 18 19 20 21 22 23 24
48-pin VFQFPN, 6x6 mm, 0.4mm pitch
Power Management Table
PLL STATE
IF NOT IN
DIF_IN/
DIF_IN#
SMBus
EN bit
DIF(7:0)/
DIF(7:0)#
Low/Low
Low/Low
Running
BYPASS
MODE
OFF
CKPWRGD_PD#
0
X
X
0
1
ON
ON
1
Running
Functionality at Power-up (PLL mode)
PLL Operating Mode Readback Table
DIF_IN
MHz
100.00
133.33
HiBW_BypM_LoBW#
Low (Low BW)
Byte0, bit 7
Byte 0, bit 6
100M_133M#
DIF(7:0)
0
0
1
0
1
1
1
0
DIF_IN
DIF_IN
Mid (Bypass)
High (High BW)
Power Connections
Tri-Level Input Thresholds
Pin Number
Level
Low
Mid
Voltage
<0.8V
1.2<Vin<1.8V
Vin > 2.2V
Description
VDD
44
GND
49
Analog PLL
Analog Input
High
3
2
10,15,19,
27,34,38, 42
49
DIF clocks
PLL Operating Mode
HiBW_BypM_LoBW#
MODE
SMBus Address
Low
PLL Lo BW
Address
+
Read/Write bit
Mid
Bypass
1101100
x
High
PLL Hi BW
NOTE: PLL is OFF in Bypass Mode
IDT® 8-OUTPUT DB800ZL
2
9ZXL0831
REV E 081616