9ZXL0632E / 9ZXL0652E Datasheet
Table 1. Pin Descriptions (Cont.)
Number
Name
Type
Description
15
16
17
18
DIF0#
VDD
Output Differential complementary clock output.
Power Power supply, nominally 3.3V.
DIF1
Output Differential true clock output.
DIF1#
Output Differential complementary clock output.
Active low input for enabling output 1. This pin has an internal 120kΩ pull-down.
19
vOE1#
Input
1 = disable outputs, 0 = enable outputs.
20
21
VDD
VDD
Power Power supply, nominally 3.3V.
Power Power supply, nominally 3.3V.
Active low input for enabling output 2. This pin has an internal 120kΩ pull-down.
1 = disable outputs, 0 = enable outputs.
22
vOE2#
Input
23
24
25
26
27
DIF2
DIF2#
VDD
Output Differential true clock output.
Output Differential complementary clock output.
Power Power supply, nominally 3.3V.
Output Differential true clock output.
DIF3
DIF3#
Output Differential complementary clock output.
Active low input for enabling output 3. This pin has an internal 120kΩ pull-down.
28
vOE3#
Input
1 = disable outputs, 0 = enable outputs.
29
30
31
VDD
NC
Power Power supply, nominally 3.3V.
—
No connection.
Power Power supply, nominally 3.3V.
Active low input for enabling output 4. This pin has an internal 120kΩ pull-down.
1 = disable outputs, 0 = enable outputs.
VDD
32
vOE4#
Input
33
34
35
36
37
DIF4
DIF4#
VDD
Output Differential true clock output.
Output Differential complementary clock output.
Power Power supply, nominally 3.3V.
Output Differential true clock output.
DIF5
DIF5#
Output Differential complementary clock output.
Active low input for enabling output 5. This pin has an internal 120kΩ pull-down.
38
vOE5#
Input
1 = disable outputs, 0 = enable outputs.
39
40
41
VDD
VDDA
EPAD
Power Power supply, nominally 3.3V.
Power Power supply for PLL core.
GND
Ground pad.
©2018 Integrated Device Technology, Inc.
5
August 14, 2018