Datasheet > 9112AM-16

9112AM-16

更新时间： 2024-01-12 15:21:06

品牌	Logo	应用领域
艾迪悌 - IDT		驱动光电二极管逻辑集成电路
页数	文件大小	规格书
12页	126K
描述
PLL Based Clock Driver, 9112 Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, MS-012, SOIC-8

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

9112AM-16 技术参数

是否无铅：	不含铅	生命周期：	Active
零件包装代码：	SOIC	包装说明：	SOIC-8
针数：	8	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.13
逻辑集成电路类型：	PLL BASED CLOCK DRIVER	Base Number Matches：	1

9112AM-16 数据手册

ICS9112-16

Integrated

Circuit

Systems, Inc.

Low Skew Output Buffer

General Description

Features

TheICS9112-16 isahighperformance, lowskew, lowjitter

clock driver. It uses a phase lock loop (PLL) technology

to align, in both phase and frequency, the REF input with

theCLKOUTsignal. Itisdesignedtodistributehighspeed

clocks in PC systems operating at speeds from 25 to

133 MHz.

•

Zero input - output delay

Frequency range 25 - 133 MHz (3.3V)

High loop filter bandwidth ideal for Spread

Spectrum applications.

Less than 200 ps Jitter between outputs

Skew controlled outputs

Skew less than 250 ps between outputs

Available in 8 pin 150 mil SOIC

or 173 mil TSSOP package.

3.3V ±10% operation

•

ICS9112-16 is a zero delay buffer that provides

synchronization between the input and output. The

synchronization is established via CLKOUT feed back to

theinputofthePLL. Sincetheskewbetweentheinputand

outputislessthan+/-350pS, thepartactsasazerodelay

buffer.

•

TheICS9112-16comesinaneightpin150milSOICor173

mil TSSOP package. It has five output clocks. In the

absence of REF input, will be in the power down mode. In

this mode, the PLL is turned off and the output buffers are

pulled low. Power down mode provides the lowest power

consumption for a standby condition.

Block Diagram

Pin Configuration

8 pin SOIC,TSSOP

0047H—09/01/04

12 3 4 5 6 7...12

下载PDF

与9112AM-16相关器件

型号	品牌	描述	获取价格	数据表
9112AM-16LF	IDT	High Performance Low Skew 5 Output Clock, SOIC97/Tube	获取价格
9112AM-16LF-T	IDT	PLL Based Clock Driver, 9112 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150	获取价格
9112AM-17	IDT	PLL Based Clock Driver, 9112 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150	获取价格
9112AM-26LF	IDT	SOIC-8, Tube	获取价格
9112AM-26LFT	IDT	SOIC-8, Reel	获取价格
9112AM-27	IDT	暂无描述	获取价格