5秒后页面跳转
844002AG-01LFT PDF预览

844002AG-01LFT

更新时间: 2024-02-07 00:31:21
品牌 Logo 应用领域
艾迪悌 - IDT 晶体时钟发生器微控制器和处理器外围集成电路光电二极管
页数 文件大小 规格书
15页 1141K
描述
FEMTOCLOCKS⑩ CRYSTAL-TOLVDS FREQUENCY SYNTHESIZER

844002AG-01LFT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.22
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:6.5 mm湿度敏感等级:1
端子数量:20最高工作温度:70 °C
最低工作温度:最大输出时钟频率:170 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):225
电源:2.5/3.3 V主时钟/晶体标称频率:27.2 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Clock Generators最大压摆率:105 mA
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

844002AG-01LFT 数据手册

 浏览型号844002AG-01LFT的Datasheet PDF文件第1页浏览型号844002AG-01LFT的Datasheet PDF文件第3页浏览型号844002AG-01LFT的Datasheet PDF文件第4页浏览型号844002AG-01LFT的Datasheet PDF文件第5页浏览型号844002AG-01LFT的Datasheet PDF文件第6页浏览型号844002AG-01LFT的Datasheet PDF文件第7页 
ICS844002-01  
FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER  
Table 1. Pin Descriptions  
Number  
1, 7  
Name  
nc  
Type  
Description  
Unused  
Power  
No connect.  
2, 20  
3, 4  
VDDO  
Q0, Q0  
Output supply pins.  
Output  
Differential output pair. LVDS interface levels.  
Active HIGH Master Reset. When logic HIGH, the internal dividers are reset  
causing the true outputs Qx to go low and the inverted outputs Qx to go high.  
When logic LOW, the internal dividers and the outputs are enabled.  
LVCMOS/LVTTL interface levels.  
5
MR  
Input  
Pulldown  
Selects between the PLL and REF_CLK as input to the dividers. When LOW,  
6
8
PLL_SEL  
VDDA  
Input  
Pulldown selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL  
Bypass). LVCMOS/LVTTL interface levels.  
Power  
Input  
Analog supply pin.  
9,  
11  
FSEL0,  
F_SEL1  
Pulldown Frequency select pins. LVCMOS/LVTTL interface levels.  
Core supply pins.  
10  
VDD  
Power  
Input  
12,  
13  
XTAL_OUT  
XTAL_IN  
Parallel resonant crystal interface. XTAL_OUT is the output,  
XTAL_IN is the input.  
,
14  
REF_CLK  
Input  
Input  
Pulldown Non-inverting differential clock input.  
Selects between crystal or REF_CLK inputs as the PLL Reference source.  
Pulldown Selects XTAL inputs when LOW. Selects REF_CLK when HIGH.  
LVCMOS/LVTTL interface levels.  
15  
XTAL_SEL  
16  
17  
nc  
Unused  
Power  
No connect.  
GND  
Power supply ground.  
18, 19  
Q1, Q1  
Output  
Differential output pair. LVDS interface levels.  
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
Table 2. Pin Characteristics  
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
pF  
CIN  
Input Capacitance  
4
RPULLDOWN Input Pulldown Resistor  
51  
k  
IDT™ / ICS™ LVDS FREQUENCY SYNTHESIZER  
2
ICS844002AG-01 REV. A SEPTEMBER 28, 2007  

与844002AG-01LFT相关器件

型号 品牌 描述 获取价格 数据表
844002AG-01T IDT FEMTOCLOCKS⑩ CRYSTAL-TOLVDS FREQUENCY SYNTHES

获取价格

844002AGI IDT PLL/Frequency Synthesis Circuit

获取价格

844002AGI-01 IDT FEMTOCLOCKS CRYSTAL-TOLVDS FREQUENCY SYNTHESIZER

获取价格

844002AGI-01LF IDT FEMTOCLOCKS CRYSTAL-TOLVDS FREQUENCY SYNTHESIZER

获取价格

844002AGI-01LFT IDT FEMTOCLOCKS CRYSTAL-TOLVDS FREQUENCY SYNTHESIZER

获取价格

844002AGI-01T IDT FEMTOCLOCKS CRYSTAL-TOLVDS FREQUENCY SYNTHESIZER

获取价格