5秒后页面跳转
8430S10AYI-02LFT PDF预览

8430S10AYI-02LFT

更新时间: 2024-02-09 11:43:04
品牌 Logo 应用领域
艾迪悌 - IDT 时钟外围集成电路晶体
页数 文件大小 规格书
28页 1025K
描述
Processor Specific Clock Generator, 133.333MHz, PQFP48, 7 X 7 MM, 1 MM HEIGHT, ROHS COMPLIANT, MO-026ABC, TQFP-48

8430S10AYI-02LFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:HTFQFP,针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.8
JESD-30 代码:S-PQFP-G48JESD-609代码:e3
长度:7 mm端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:133.333 MHz封装主体材料:PLASTIC/EPOXY
封装代码:HTFQFP封装形状:SQUARE
封装形式:FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):260
主时钟/晶体标称频率:25 MHz认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

8430S10AYI-02LFT 数据手册

 浏览型号8430S10AYI-02LFT的Datasheet PDF文件第6页浏览型号8430S10AYI-02LFT的Datasheet PDF文件第7页浏览型号8430S10AYI-02LFT的Datasheet PDF文件第8页浏览型号8430S10AYI-02LFT的Datasheet PDF文件第10页浏览型号8430S10AYI-02LFT的Datasheet PDF文件第11页浏览型号8430S10AYI-02LFT的Datasheet PDF文件第12页 
ICS8430S10I-02  
CLOCK GENERATOR FOR CAVIUM PROCESSORS  
PRELIMINARY  
AC Electrical Characteristics  
Table 6. AC Characteristics, VDD = 3.3V 5%, VDDO_X = 3.3V 5% or 2.5V 5%, TA = -40°C to 85°C  
Parameter Symbol  
Test Conditions  
DDR_SEL[1:0] = 00  
DDR_SEL[1:0] = 01  
DDR_SEL[1:0] = 10  
DDR_SEL[1:0] = 11  
CORE_SEL = 0  
Minimum  
Typical  
133.333  
100  
Maximum Units  
QA/nQA  
QA/nQA  
QA/nQA  
QA/nQA  
QBx  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
83.333  
125  
50  
fMAX  
Output Frequency  
QBx  
CORE_SEL = 1  
33.333  
133.333  
100  
QC  
PCI_SEL[1:0] = 00  
PCI_SEL[1:0] = 01  
PCI_SEL[1:0] = 10  
PCI_SEL[1:0] = 11  
QC  
QC  
66.667  
33.333  
QC  
Bank Skew;  
NOTE 2, 4  
tsk(b)  
QREFx  
QREFx  
40  
ps  
ps  
Part-to-Part Skew;  
NOTE 3, 4  
tsk(pp)  
QBx, QC, QDx  
QA/nQA  
QE  
80  
40  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
%
Cycle-to-Cycle  
Jitter  
tjit(cc)  
measured at crosspoint  
60  
tjit(per)  
Period Jitter  
QA/nQA  
QA/nQA  
QREFx  
QE  
measured at crosspoint  
measured at crosspoint  
50  
tjit(hper)  
Half-period Jitter  
50  
25MHz (10kHz to 5MHz)  
125MHz (1.875MHz to 20MHz)  
0.58  
0.72  
800  
235  
800  
800  
50  
RMS Phase Jitter,  
(Random); NOTE 1  
tjit(Ø)  
tR / tF  
QBx  
QA/nQA  
QC, QE, QREFx  
QDx  
Output  
Rise/Fall Time  
20% to 80%  
QA/nQA  
odc  
Output Duty Cycle  
QBx, QC, QDx,  
QE, QREFx  
40  
60  
%
All parameters measured at fMAX unless noted otherwise.  
NOTE: VDDO_X denotes VDDO_B, VDDO_CD, VDDO_E and VDDO_REF.  
NOTE 1: Refer to the phase noise plot.  
NOTE 2: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.  
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions.  
Using the same type of inputs on each device, the outputs are measured at the differential cross points.  
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.  
IDT™ / ICS™ CLOCK GENERATOR  
9
ICS8430S10BYI-02 REV. A AUGUST 25, 2008  

与8430S10AYI-02LFT相关器件

型号 品牌 描述 获取价格 数据表
8430S10BYI-02LF IDT Clock Generator for Cavium Processors

获取价格

8430S10BYI-02LFT IDT Clock Generator for Cavium Processors

获取价格

8430S10BYI-03LF IDT Clock Generator for Cavium Processors

获取价格

8430S10BYI-03LFT IDT Clock Generator for Cavium Processors

获取价格

8430S10I-02 IDT Clock Generator for Cavium Processors

获取价格

8430S10I-03 RENESAS Clock Generator For Cavium Processors

获取价格