5秒后页面跳转
8430DY-111 PDF预览

8430DY-111

更新时间: 2024-01-27 03:30:09
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
18页 172K
描述
Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32

8430DY-111 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32针数:32
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.62
系列:8430输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQFP-G32JESD-609代码:e0
长度:7 mm逻辑集成电路类型:CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:32
实输出次数:2最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):240
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.015 ns
座面最大高度:1.6 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:7 mm
Base Number Matches:1

8430DY-111 数据手册

 浏览型号8430DY-111的Datasheet PDF文件第1页浏览型号8430DY-111的Datasheet PDF文件第2页浏览型号8430DY-111的Datasheet PDF文件第3页浏览型号8430DY-111的Datasheet PDF文件第5页浏览型号8430DY-111的Datasheet PDF文件第6页浏览型号8430DY-111的Datasheet PDF文件第7页 
700MHz, Low Jitter, Differential-to-  
3.3V LVPECL Frequency Synthesizer  
ICS8430-111  
PRELIMINARY DATA SHEET  
TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE  
Inputs  
S_LOAD S_CLOCK S_DATA  
Conditions  
MR nP_LOAD  
M
N
H
X
X
X
X
X
X
Reset. Forces outputs LOW.  
Data on M and N inputs passed directly to the M  
divider and N output divider. TEST output forced LOW.  
L
L
Data Data  
Data Data  
X
X
X
Data is latched into input registers and remains loaded  
until next LOW transition or until a serial event occurs.  
Serial input mode. Shift register is loaded with data on  
S_DATA on each rising edge of S_CLOCK.  
Contents of the shift register are passed to the  
M divider and N output divider.  
L
L
L
L
L
X
L
X
H
H
X
X
X
X
Data  
Data  
L
L
L
H
H
H
X
X
X
X
X
X
L
L
X
Data  
X
M divider and N output divider values are latched.  
Parallel or serial input do not affect shift registers.  
S_DATA passed directly to M divider as it is clocked.  
H
Data  
NOTE: L = LOW  
H = HIGH  
X = Don't care  
= Rising edge transition  
= Falling edge transition  
TABLE 3B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE (NOTE 1)  
256  
M8  
0
128  
M7  
0
64  
M6  
1
32  
M5  
1
16  
M4  
0
8
M3  
0
4
M2  
1
2
M1  
0
1
M0  
0
VCO Frequency  
(MHz)  
M Divide  
200  
202  
204  
206  
100  
101  
102  
103  
0
0
1
1
0
0
1
0
1
0
0
1
1
0
0
1
1
0
0
0
1
1
0
0
1
1
1
696  
698  
700  
348  
349  
350  
1
0
1
0
1
1
1
0
0
1
0
1
0
1
1
1
0
1
1
0
1
0
1
1
1
1
0
NOTE 1: These M divide values and the resulting frequencies correspond to an input frequency of 16MHz.  
TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE  
Input  
N1  
0
Output Frequency (MHz)  
N Divider Value  
N2  
0
N0  
0
Minimum  
100  
50  
Maximum  
2
4
350  
175  
0
0
1
0
1
0
8
25  
87.5  
43.75  
700  
0
1
1
16  
1
12.5  
200  
100  
50  
1
0
0
1
0
1
2
350  
1
1
0
4
175  
1
1
1
8
25  
87.5  
ICS8430DY-111 REVISION F JUNE 22, 2009  
4
©2009 Integrated Device Technology, Inc.  

与8430DY-111相关器件

型号 品牌 描述 获取价格 数据表
8430DY-111LF IDT Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40

获取价格

8430DY-111LFT IDT Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40

获取价格

8430DY-111T IDT Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40

获取价格

8430S07AKILF IDT Clock Generator for Cavium Processors

获取价格

8430S07AKILFT IDT Clock Generator for Cavium Processors

获取价格

8430S10AYI-02LFT IDT Processor Specific Clock Generator, 133.333MHz, PQFP48, 7 X 7 MM, 1 MM HEIGHT, ROHS COMPLI

获取价格