5秒后页面跳转
8430BYI-71LFT PDF预览

8430BYI-71LFT

更新时间: 2024-02-07 00:32:00
品牌 Logo 应用领域
艾迪悌 - IDT 时钟外围集成电路晶体
页数 文件大小 规格书
16页 167K
描述
Clock Generator, 700MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP-32

8430BYI-71LFT 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:QFP
包装说明:7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP-32针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.18
Is Samacsys:NJESD-30 代码:S-PQFP-G32
JESD-609代码:e3长度:7 mm
湿度敏感等级:3端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:700 MHz封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
主时钟/晶体标称频率:27 MHz认证状态:Not Qualified
座面最大高度:1.6 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

8430BYI-71LFT 数据手册

 浏览型号8430BYI-71LFT的Datasheet PDF文件第1页浏览型号8430BYI-71LFT的Datasheet PDF文件第2页浏览型号8430BYI-71LFT的Datasheet PDF文件第3页浏览型号8430BYI-71LFT的Datasheet PDF文件第5页浏览型号8430BYI-71LFT的Datasheet PDF文件第6页浏览型号8430BYI-71LFT的Datasheet PDF文件第7页 
PRELIMINARY  
ICS8430BI-71  
Integrated  
Circuit  
Systems, Inc.  
700MHZ, LOW JITTER, CRYSTAL INTERFACE/  
LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER  
TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE  
Inputs  
Conditions  
MR nP_LOAD  
M
N
S_LOAD S_CLOCK S_DATA  
H
X
X
X
X
X
X
Reset. Forces outputs LOW.  
Data on M and N inputs passed directly to the M  
divider and N output divider. TEST output forced LOW.  
L
L
Data Data  
Data Data  
X
X
X
Data is latched into input registers and remains loaded  
until next LOW transition or until a serial event occurs.  
Serial input mode. Shift register is loaded with data on  
S_DATA on each rising edge of S_CLOCK.  
Contents of the shift register are passed to the  
M divider and N output divider.  
L
L
L
L
L
X
L
X
H
H
X
X
X
X
Data  
Data  
L
L
L
H
H
H
X
X
X
X
X
X
L
L
X
Data  
X
M divider and N output divider values are latched.  
Parallel or serial input do not affect shift registers.  
S_DATA passed directly to M divider as it is clocked.  
H
Data  
NOTE: L = LOW  
H = HIGH  
X = Don't care  
= Rising edge transition  
= Falling edge transition  
TABLE 3B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE (NOTE 1)  
256  
M8  
0
128  
M7  
0
64  
M6  
1
32  
M5  
1
16  
M4  
1
8
M3  
1
4
M2  
1
2
M1  
0
1
M0  
1
VCO Frequency  
(MHz)  
M Divide  
250  
252  
254  
256  
125  
126  
127  
128  
0
0
1
1
1
1
1
1
0
0
0
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
696  
698  
700  
348  
349  
350  
1
0
1
0
1
1
1
0
0
1
0
1
0
1
1
1
0
1
1
0
1
0
1
1
1
1
0
NOTE 1: These M divide values and the resulting frequencies correspond to crystal or TEST_CLK input frequency of  
16MHz.  
TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE  
FOUT0, nFOUT0 Output Frequency  
(MHz)  
Inputs  
N Divider Value  
N2  
0
N1  
0
N0  
0
Minimum  
125  
Maximum  
350  
2
4
0
0
1
62.5  
175  
0
1
0
8
31.25  
15.625  
250  
87.5  
0
1
1
16  
1
43.75  
700  
1
0
0
1
0
1
2
125  
350  
1
1
0
4
62.5  
175  
1
1
1
8
31.25  
87.5  
8430BYI-71  
www.icst.com/products/hiperclocks.html  
REV.A FEBRUARY 17, 2006  
4

与8430BYI-71LFT相关器件

型号 品牌 描述 获取价格 数据表
8430BYI-71T IDT PLL/Frequency Synthesis Circuit

获取价格

8430DY-111 IDT Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40

获取价格

8430DY-111LF IDT Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40

获取价格

8430DY-111LFT IDT Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40

获取价格

8430DY-111T IDT Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40

获取价格

8430S07AKILF IDT Clock Generator for Cavium Processors

获取价格