5秒后页面跳转
8430AYI-71 PDF预览

8430AYI-71

更新时间: 2024-02-14 11:17:12
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
16页 211K
描述
Clock Generator, PQFP32

8430AYI-71 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:QFP, QFP32,.35SQ,32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.33
JESD-30 代码:S-PQFP-G32JESD-609代码:e3
湿度敏感等级:3端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
子类别:Clock Generators标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
Base Number Matches:1

8430AYI-71 数据手册

 浏览型号8430AYI-71的Datasheet PDF文件第1页浏览型号8430AYI-71的Datasheet PDF文件第2页浏览型号8430AYI-71的Datasheet PDF文件第4页浏览型号8430AYI-71的Datasheet PDF文件第5页浏览型号8430AYI-71的Datasheet PDF文件第6页浏览型号8430AYI-71的Datasheet PDF文件第7页 
ICS8430I-71  
Integrated  
Circuit  
Systems, Inc.  
700MH  
Z, LOW  
J
ITTER, CRYSTAL  
I
NTERFACE  
/
LVCMOS-TO-3.3V LVPECL FREQUENCY  
SYNTHESIZER  
TABLE 1. PIN DESCRIPTIONS  
Number  
Name  
Type  
Pulldown  
Description  
1, 2, 3,  
28, 29, 30  
31, 32  
M5, M6, M7,  
M0, M1, M2,  
M3, M4  
Input  
M divider inputs. Data latched on LOW-to-HIGH transition of  
nP_LOAD input. LVCMOS / LVTTL interface levels.  
4
5, 6  
7
M8  
N0, N1  
N2  
Input  
Input  
Input  
Power  
Pullup  
Pulldown  
Pullup  
Determines output divider value as defined in Table 3C  
Function Table. LVCMOS / LVTTL interface levels.  
8, 16  
VEE  
Negative supply pins.  
Test output which is ACTIVE in the serial mode of operation.  
Output driven LOW in parallel mode. LVCMOS/LVTTL interface levels.  
Core power supply pin.  
9
TEST  
Output  
Power  
Output  
Power  
Output  
10  
VCC  
FOUT1,  
nFOUT1  
VCCO  
FOUT0,  
nFOUT0  
11, 12  
13  
Differential output for the synthesizer. 3.3V LVPECL interface levels.  
Output supply pin.  
14, 15  
Differential output for the synthesizer. 3.3V LVPECL interface levels.  
Active High Master reset. When logic HIGH, the internal dividers are  
reset causing the true outputs (FOUTx) to go low and the inverted  
17  
MR  
Input  
Pulldown outputs (nFOUTx) to go high. When Logic LOW, the internal dividers  
and the outputs are enabled. Assertion of MR does not affect loaded  
M, N, and T values. LVCMOS / LVTTL interface levels.  
Clocks in serial data present at S_DATA input into the shift register  
on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.  
Shift register serial input. Data sampled on the rising edge of  
S_CLOCK. LVCMOS / LVTTL interface levels.  
18  
19  
S_CLOCK  
S_DATA  
Input  
Input  
Pulldown  
Pulldown  
Controls transition of data from shift register into the dividers.  
LVCMOS / LVTTL interface levels.  
Analog supply pin.  
20  
21  
S_LOAD  
VCCA  
Input  
Pulldown  
Power  
Selects between the crystal oscillator or test clock as the  
22  
XTAL_SEL  
Input  
Pullup  
PLL reference source. Selects XTAL inputs when HIGH.  
Selects TEST_CLK when LOW. LVCMOS / LVTTL interface levels.  
23  
TEST_CLK  
Input  
Input  
Pulldown Test clock input. LVCMOS interface levels.  
24, 25  
XTAL1, XTAL2  
Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.  
Parallel load input. Determines when data present at M8:M0 is  
Pulldown loaded into the M divider, and when data present at N2:N0 sets the  
N output divider value. LVCMOS / LVTTL interface levels.  
26  
nP_LOAD  
Input  
Determines whether synthesizer is in PLL or bypass mode.  
LVCMOS / LVTTL interface levels.  
27  
VCO_SEL  
Input  
Pullup  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
TABLE 2. PIN CHARACTERISTICS  
Symbol  
CIN  
Parameter  
Test Conditions  
Minimum Typical Maximum Units  
Input Capacitance  
Input Pullup Resistor  
4
pF  
KΩ  
KΩ  
RPULLUP  
51  
51  
RPULLDOWN Input Pulldown Resistor  
8430AYI-71  
www.icst.com/products/hiperclocks.html  
REV. B JANUARY 27, 2005  
3

与8430AYI-71相关器件

型号 品牌 描述 获取价格 数据表
8430AYI-71LF IDT Clock Generator, PQFP32

获取价格

8430AYI-71LFT IDT Clock Generator, PQFP32

获取价格

8430BY-71 IDT Clock Generator, 700MHz, CMOS, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32

获取价格

8430BY-71T IDT Clock Generator, 700MHz, CMOS, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32

获取价格

8430BYI-71 IDT PLL/Frequency Synthesis Circuit

获取价格

8430BYI-71LF IDT Clock Generator, 700MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP

获取价格