Datasheet > 74VHCT74ASJX

74VHCT74ASJX

更新时间： 2024-11-24 23:24:39

品牌	Logo	应用领域
其他 - ETC		触发器逻辑集成电路光电二极管
页数	文件大小	规格书
6页	82K
描述
Dual D-Type Flip-Flop

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74VHCT74ASJX 数据手册

July 1997

Revised April 1999

74VHCT74A

Dual D-Type Flip-Flop with Preset and Clear

output voltages. This device can be used to interface 3V to

5V systems and two supply systems such as battery

backup.

General Description

The VHCT74A is an advanced high speed CMOS Dual D-

Type Flip-Flop fabricated with silicon gate CMOS technol-

ogy. It achieves the high speed operation similar to equiva-

lent Bipolar Schottky TTL while maintaining the CMOS low

power dissipation. The signal level applied to the D INPUT

is transferred to the Q OUTPUT during the positive going

transition of the CK pulse. CLR and PR are independent of

the CK and are accomplished by setting the appropriate

input LOW.

Features

■ High speed: f_MAX= 160 MHz (typ) at T_A= 25°C

■ High noise immunity: V_IH= 2.0V, V_IL= 0.8V

■ Power down protection is provided on all inputs and

outputs

■ Low power dissipation:

Protection circuits ensure that 0V to 7V can be applied to

the input pins without regard to the supply voltage and to

the output pins with V_CC= 0V. These circuits prevent

I_CC= 2 µA (max) at T_A= 25°C

■ Pin and function compatible with 74HCT74

device destruction due to mismatched supply and input/

Ordering Code:

Order Number Package Number

Package Description

74VHCT74AM

74VHCT74ASJ

74VHCT74AMTC

74VHCT74AN

M14A

M14D

MTC14

N14A

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbol

Connection Diagram

IEEE/IEC

Pin Descriptions

Truth Table

Pin Names

D₁, D₂

Description

Data Inputs

Inputs

CLR PR

Outputs

Function

Clear

CK₁, CK₂

Clock Pulse Inputs

Direct Clear Inputs

Direct Preset Inputs

Outputs

Preset

CLR₁, CLR₂

PR₁, PR₂

Q₁, Q₁, Q₂, Q₂

Q_n

Q_nNo

Change

DS500026.prf

www.fairchildsemi.com

12 3 4 5 6

中文翻译

下载PDF

与74VHCT74ASJX相关器件

型号	品牌	获取价格	描述	数据表
74VHCT74ATTR	STMICROELECTRONICS	获取价格	DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
74VHCT74ATTR	FAIRCHILD	获取价格	DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
74VHCT74M	TI	获取价格	AHCT/VHCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14,
74VHCT74MSCX	NSC	获取价格	IC AHCT/VHCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO1
74VHCT74MTC	FAIRCHILD	获取价格	暂无描述
74VHCT74MTC	TI	获取价格	AHCT/VHCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14,
74VHCT74MX	ETC	获取价格	Dual D-Type Flip-Flop
74VHCT74N	FAIRCHILD	获取价格	D Flip-Flop, AHCT/VHCT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Outpu
74VHCT74N	TI	获取价格	AHCT/VHCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14,
74VHCT74SJ	FAIRCHILD	获取价格	D Flip-Flop, AHCT/VHCT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Outpu

与74VHCT74ASJX相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

74VHCT74ASJX

74VHCT74ASJX 数据手册

与74VHCT74ASJX相关器件

与74VHCT74ASJX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74VHCT74ASJX

74VHCT74ASJX 数据手册

与74VHCT74ASJX相关器件

与74VHCT74ASJX相关文章

您还可以找

您在本页遇到什么问题？