5秒后页面跳转
74VHC374_04 PDF预览

74VHC374_04

更新时间: 2024-11-06 04:48:03
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器输出元件
页数 文件大小 规格书
14页 307K
描述
OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUTS NON INVERTING

74VHC374_04 数据手册

 浏览型号74VHC374_04的Datasheet PDF文件第2页浏览型号74VHC374_04的Datasheet PDF文件第3页浏览型号74VHC374_04的Datasheet PDF文件第4页浏览型号74VHC374_04的Datasheet PDF文件第5页浏览型号74VHC374_04的Datasheet PDF文件第6页浏览型号74VHC374_04的Datasheet PDF文件第7页 
74VHC374  
OCTAL D-TYPE FLIP FLOP  
WITH 3 STATE OUTPUTS NON INVERTING  
HIGH SPEED:  
= 270 MHz (TYP.) at V = 5V  
f
MAX  
CC  
LOW POWER DISSIPATION:  
= 4 µA (MAX.) at T =25°C  
I
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
SOP  
TSSOP  
POWER DOWN PROTECTION ON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 8 mA (MIN)  
OH  
OL  
Table 1: Order Codes  
PACKAGE  
BALANCED PROPAGATION DELAYS:  
t
t
T & R  
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 5.5V  
SOP  
74VHC374MTR  
74VHC374TTR  
V
CC  
TSSOP  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 374  
While the (OE) input is low, the 8 outputs will be in  
a normal logic state (high or low logic level) and  
while high level the outputs will be in a high  
impedance state.  
IMPROVED LATCH-UP IMMUNITY  
LOW NOISE: V  
= 0.9V (MAX.)  
OLP  
DESCRIPTION  
The Output control does not affect the internal  
operation of flip flops; that is, the old data can be  
retained or the new data can be entered even  
while the outputs are off. Power down protection is  
provided on all inputs and 0 to 7V can be accepted  
on inputs with no regard to the supply voltage.  
This device can be used to interface 5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
The 74VHC374 is an advanced high-speed  
CMOS OCTAL D-TYPE FLIP FLOP with 3 STATE  
OUTPUTS NON INVERTING fabricated with  
sub-micron silicon gate and double-layer metal  
2
wiring C MOS technology.  
These 8 bit D-Type latch are controlled by a clock  
input (CK) and an output enable input (OE).  
On the positive transition of the clock, the Q  
outputs will be set to the logic state that were  
setup at the D inputs.  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 4  
1/14  
November 2004  

与74VHC374_04相关器件

型号 品牌 获取价格 描述 数据表
74VHC374FT TOSHIBA

获取价格

Octal D-Type Flip-Flop, TSSOP20B
74VHC374M FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74VHC374M STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
74VHC374M_NL FAIRCHILD

获取价格

Bus Driver, AHC/VHC Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.300 INCH, MS-013,
74VHC374MTC FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74VHC374MTC ONSEMI

获取价格

低压八路D型触发器(带3态输出)
74VHC374MTCX FAIRCHILD

获取价格

Octal D-Type Flip-Flop
74VHC374MTCX ONSEMI

获取价格

低压八路D型触发器(带3态输出)
74VHC374MTCX_NL FAIRCHILD

获取价格

暂无描述
74VHC374MTR STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUTS NON INVERTING