5秒后页面跳转
捷配首页

Datasheet > 74VHC138
74VHC138 PDF预览

74VHC138

更新时间： 2024-11-01 22:26:55
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
7页 168K
描述
3-to-8 Line Decoder

阅读下载

中文翻译

获取价格

74VHC138 数据手册

 浏览型号74VHC138的Datasheet PDF文件第2页浏览型号74VHC138的Datasheet PDF文件第3页浏览型号74VHC138的Datasheet PDF文件第4页浏览型号74VHC138的Datasheet PDF文件第5页浏览型号74VHC138的Datasheet PDF文件第6页浏览型号74VHC138的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
The MC74VHC138 is an advanced high speed CMOS 3–to–8 decoder  
fabricated with silicon gate CMOS technology. It achieves high speed  
operation similar to equivalent Bipolar Schottky TTL while maintaining  
CMOS low power dissipation.  
When the device is enabled, three Binary Select inputs (A0 – A2)  
determine which one of the outputs (Y0 – Y7) will go Low. When enable input  
E3 is held Low or either E2 or E1 is held High, decoding function is inhibited  
and all outputs go high. E3, E2, and E1 inputs are provided to ease cascade  
connection and for use as an address decoder for memory systems.  
The internal circuit is composed of three stages, including a buffer output  
which provides high noise immunity and stable output. The inputs tolerate  
voltages up to 7V, allowing the interface of 5V systems to 3V systems.  
D SUFFIX  
16–LEAD SOIC PACKAGE  
CASE 751B–05  
DT SUFFIX  
16–LEAD TSSOP PACKAGE  
CASE 948F–01  
•
•
•
•
•
•
•
•
•
•
•
High Speed: t  
= 5.7ns (Typ) at V  
= 5V  
PD  
Low Power Dissipation: I  
CC  
= 4µA (Max) at T = 25°C  
CC  
A
High Noise Immunity: V  
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
Designed for 2V to 5.5V Operating Range  
= V  
= 28% V  
NIH  
NIL CC  
Low Noise: V  
= 0.8 V (Max)  
M SUFFIX  
16–LEAD SOIC EIAJ PACKAGE  
CASE 966–01  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300mA  
ESD Performance: HBM > 2000V; Machine Model > 200V  
Chip Complexity: 122 FETs or 30.5 Equivalent Gates  
ORDERING INFORMATION  
MC74VHCXXXD  
MC74VHCXXXDT  
MC74VHCXXXM  
SOIC  
TSSOP  
SOIC EIAJ  
FUNCTION TABLE  
Inputs  
Outputs  
E3 E2 E1 A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7  
X
X
L
X
H
X
H
X
X
X
X
X
X
X
X
X
X
X
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
PIN ASSIGNMENT  
A0  
A1  
1
2
16  
15  
14  
13  
V
CC  
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
L
H
H
H
H
L
H
H
H
H
L
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
Y0  
Y1  
Y2  
Y3  
Y4  
3
4
5
6
A2  
E1  
H
H
H
H
H
H
L
L
L
L
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
L
H
H
H
H
L
H
H
H
L
E2  
E3  
12  
11  
H
H
7
8
10  
9
Y7  
Y5  
Y6  
H = high level (steady state); L = low level (steady state);  
X = don’t care  
GND  
15  
Y0  
1
14  
13  
12  
A0  
A1  
A2  
Y1  
Y2  
Y3  
SELECT  
INPUTS  
2
3
ACTIVE–LOW  
OUTPUTS  
11  
10  
Y4  
Y5  
Y6  
Y7  
9
7
6
5
E3  
E2  
E1  
ENABLE  
INPUTS  
LOGIC DIAGRAM  
4
6/97  
REV 1  
Motorola, Inc. 1997  
1234567

中文翻译

下载PDF

与74VHC138相关器件

型号 品牌 获取价格 描述 数据表
74VHC138_04 STMICROELECTRONICS

获取价格

 		3 TO 8 LINE DECODER (INVERTING)
74VHC138E/883 TI

获取价格

 		AHC/VHC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20
74VHC138FT TOSHIBA

获取价格

 		74VHC Series
74VHC138M FAIRCHILD

获取价格

 		3-to-8 Decoder/Demultiplexer
74VHC138M ONSEMI

获取价格

 		3-8 解码器/信号分离器
74VHC138M STMICROELECTRONICS

获取价格

 		3 TO 8 LINE DECODER INVERTING
74VHC138MSCX FAIRCHILD

获取价格

 		Decoder/Driver, AHC/VHC Series, Inverted Output, CMOS, PDSO16, 0.150 INCH, MS-012, SOIC-16
74VHC138MTC FAIRCHILD

获取价格

 		3-to-8 Decoder/Demultiplexer
74VHC138MTC ONSEMI

获取价格

 		3-8 解码器/信号分离器
74VHC138MTC_NL FAIRCHILD

获取价格

 		暂无描述

与74VHC138相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证