5秒后页面跳转
74VHC138M PDF预览

74VHC138M

更新时间: 2024-11-01 22:56:23
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 解码器驱动器
页数 文件大小 规格书
8页 68K
描述
3 TO 8 LINE DECODER INVERTING

74VHC138M 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.1Is Samacsys:N
系列:AHC/VHC输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.008 A
湿度敏感等级:3功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TUBE
峰值回流温度(摄氏度):260电源:2/5.5 V
Prop。Delay @ Nom-Sup:11.5 ns传播延迟(tpd):18 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74VHC138M 数据手册

 浏览型号74VHC138M的Datasheet PDF文件第2页浏览型号74VHC138M的Datasheet PDF文件第3页浏览型号74VHC138M的Datasheet PDF文件第4页浏览型号74VHC138M的Datasheet PDF文件第5页浏览型号74VHC138M的Datasheet PDF文件第6页浏览型号74VHC138M的Datasheet PDF文件第7页 
74VHC138  
3 TO 8 LINE DECODER (INVERTING)  
HIGH SPEED:tPD =5.7ns (TYP.) at VCC = 5V  
LOW POWER DISSIPATION:  
ICC =4 µA (MAX.) at TA =25 oC  
HIGH NOISEIMMUNITY:  
VNIH = VNIL =28% VCC (MIN.)  
POWERDOWN PROTECTIONON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|IOH| = IOL = 8 mA (MIN)  
BALANCEDPROPAGATIONDELAYS:  
tPLH tPHL  
M1  
T
(Micro Package)  
(TSSOPPackage)  
ORDER CODES :  
74VHC138M  
74VHC138T  
OPERATING VOLTAGERANGE:  
G2A or G2B is held high, the decoding function is  
inhibited and all the 8 outputsgo to high.  
Three enable inputs are provided to ease  
cascade connection and application of address  
decodersfor memory systems.  
VCC (OPR)= 2V to 5.5V  
PIN AND FUNCTION COMPATIBLEWITH  
74 SERIES138  
IMPROVED LATCH-UP IMMUNITY  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74VHC138 is an advanced high-speed  
CMOS 3 TO 8 LINE DECODER (INVERTING)  
fabricated with sub-micron silicon gate and  
double-layermetal wiring C2MOS technology.  
If the device is enabled, 3 binary select inputs (A,  
B and C) determine which one of the outputs will  
go low. If enable input G1 is held low or either  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
1/8  
June 1999  

与74VHC138M相关器件

型号 品牌 获取价格 描述 数据表
74VHC138MSCX FAIRCHILD

获取价格

Decoder/Driver, AHC/VHC Series, Inverted Output, CMOS, PDSO16, 0.150 INCH, MS-012, SOIC-16
74VHC138MTC FAIRCHILD

获取价格

3-to-8 Decoder/Demultiplexer
74VHC138MTC ONSEMI

获取价格

3-8 解码器/信号分离器
74VHC138MTC_NL FAIRCHILD

获取价格

暂无描述
74VHC138MTCX FAIRCHILD

获取价格

3-to-8 Decoder/Demultiplexer
74VHC138MTCX ONSEMI

获取价格

3-8 解码器/信号分离器
74VHC138MTCX_NL FAIRCHILD

获取价格

Decoder/Driver, AHC/VHC Series, Inverted Output, CMOS, PDSO16, 4.40 MM, MO-153, TSSOP-16
74VHC138MTR STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER (INVERTING)
74VHC138MX FAIRCHILD

获取价格

3-to-8 Decoder/Demultiplexer
74VHC138MX ONSEMI

获取价格

3-8 解码器/信号分离器