5秒后页面跳转
74LVTH652WM PDF预览

74LVTH652WM

更新时间: 2024-11-10 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 81K
描述
Low Voltage Octal Transceiver/Register with 3-STATE Outputs

74LVTH652WM 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP24,.4
针数:24Reach Compliance Code:compliant
风险等级:5.47控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:LVT
JESD-30 代码:R-PDSO-G24JESD-609代码:e3
长度:15.4 mm逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP24,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:4.7 ns
传播延迟(tpd):6.2 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:POSITIVE EDGE宽度:7.5 mm
Base Number Matches:1

74LVTH652WM 数据手册

 浏览型号74LVTH652WM的Datasheet PDF文件第2页浏览型号74LVTH652WM的Datasheet PDF文件第3页浏览型号74LVTH652WM的Datasheet PDF文件第4页浏览型号74LVTH652WM的Datasheet PDF文件第5页浏览型号74LVTH652WM的Datasheet PDF文件第6页浏览型号74LVTH652WM的Datasheet PDF文件第7页 
April 2000  
Revised April 2000  
74LVTH652  
Low Voltage Octal Transceiver/Register  
with 3-STATE Outputs  
General Description  
Features  
Input and output interface capability to systems at  
The LVTH652 consists of bus transceiver circuits with D-  
type flip-flops, and control circuitry arranged for multiplexed  
transmission of data directly from the input bus or from the  
internal registers. Data on the A or B bus will be clocked  
into the registers as the appropriate clock pin goes to HIGH  
logic level. Output Enable pins (OEAB, OEBA) are pro-  
vided to control the transceiver function. (See Functional  
Description).  
5V VCC  
Bushold data inputs eliminate the need for external pull-  
up resistors to hold unused inputs  
Live insertion/extraction permitted  
Power Up/Down high impedance provides glitch-free  
bus loading  
Outputs source/sink 32 mA/+64 mA  
The LVTH652 data inputs include bushold, eliminating the  
need for external pull-up resistors to hold unused inputs.  
Functionally compatible with the 74 series 652  
Latch-up performance exceeds 500 mA  
This octal transceiver/register is designed for low-voltage  
(3.3V) VCC applications, but with the capability to provide a  
TTL interface to a 5V environment. The LVTH652 is fabri-  
cated with an advanced BiCMOS technology to achieve  
high speed operation similar to 5V ABT while maintaining  
low power dissipation.  
Ordering Code:  
Order Number  
74LVTH652WM  
74LVTH652MTC  
Package Number  
M24B  
Package Description  
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide  
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
MTC24  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbols  
IEEE/IEC  
© 2000 Fairchild Semiconductor Corporation  
DS012018  
www.fairchildsemi.com  

与74LVTH652WM相关器件

型号 品牌 获取价格 描述 数据表
74LVTH652WMX ETC

获取价格

LOGIC IC SAMPLE
74LVTN16244B NXP

获取价格

3.3 V 16-bit buffer/driver; 3-state
74LVTN16244B_10 NXP

获取价格

3.3 V 16-bit buffer/driver; 3-state
74LVTN16244BBQ NXP

获取价格

3.3 V 16-bit buffer/driver; 3-state
74LVTN16244BBQ,518 NXP

获取价格

74LVTN16244B - 3.3 V 16-bit buffer/driver; 3-state QFN 60-Pin
74LVTN16244BBX,518 NXP

获取价格

74LVTN16244B - 3.3 V 16-bit buffer/driver; 3-state
74LVTN16244BDGG NXP

获取价格

3.3 V 16-bit buffer/driver; 3-state
74LVTN16244BDGG NEXPERIA

获取价格

3.3 V 16-bit buffer/driver; 3-stateProduction
74LVTN16244BDGG,12 NXP

获取价格

74LVTN16244B - 3.3 V 16-bit buffer/driver; 3-state TSSOP 48-Pin
74LVTN16244BDGG,51 NXP

获取价格

74LVTN16244B - 3.3 V 16-bit buffer/driver; 3-state TSSOP 48-Pin