5秒后页面跳转
74LVTH16646 PDF预览

74LVTH16646

更新时间: 2024-11-19 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
9页 92K
描述
Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs

74LVTH16646 数据手册

 浏览型号74LVTH16646的Datasheet PDF文件第2页浏览型号74LVTH16646的Datasheet PDF文件第3页浏览型号74LVTH16646的Datasheet PDF文件第4页浏览型号74LVTH16646的Datasheet PDF文件第5页浏览型号74LVTH16646的Datasheet PDF文件第6页浏览型号74LVTH16646的Datasheet PDF文件第7页 
January 2000  
Revised January 2000  
74LVTH16646  
Low Voltage 16-Bit Transceiver/Register  
with 3-STATE Outputs  
General Description  
Features  
Input and output interface capability to systems at  
The LVTH16646 contains sixteen non-inverting bidirec-  
tional registered bus transceivers providing multiplexed  
transmission of data directly from the input bus or from the  
internal storage registers. Each byte has separate control  
inputs which can be shorted together for full 16-bit opera-  
tion. The DIR inputs determine the direction of data flow  
through the device. The CPAB and CPBA inputs load data  
into the registers on the LOW-to-HIGH transition (see  
Functional Description).  
5V VCC  
Bushold data inputs eliminate the need for external  
pull-up resistors to hold unused inputs  
Live insertion/extraction permitted  
Power Up/Down high impedance provides  
glitch-free bus loading  
Outputs source/sink 32 mA/+64 mA  
The LVTH16646 data inputs include bushold, eliminating  
the need for external pull-up resistors to hold unused  
inputs.  
Functionally compatible with the 74 series 16646  
Latch-up performance exceeds 500 mA  
These transceivers are designed for low-voltage (3.3V)  
VCC applications, but with the capability to provide a TTL  
interface to a 5V environment. The LVTH16646 is fabri-  
cated with an advanced BiCMOS technology to achieve  
high speed operation similar to 5V ABT while maintaining  
low power dissipation.  
Ordering Code:  
Order Number Package Number  
Package Description  
74LVTH16646MEA  
74LVTH16646MTD  
MS56A  
MTD56  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
© 2000 Fairchild Semiconductor Corporation  
DS012023  
www.fairchildsemi.com  

与74LVTH16646相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16646DGGRE4 TI

获取价格

3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74LVTH16646DLRG4 TI

获取价格

3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74LVTH16646MEA FAIRCHILD

获取价格

Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
74LVTH16646MEAX ETC

获取价格

Dual 8-bit Bus Transceiver
74LVTH16646MTD FAIRCHILD

获取价格

Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
74LVTH16646MTDX ONSEMI

获取价格

带3态输出的低电压16位收发器/寄存器
74LVTH16646MTDX_NL FAIRCHILD

获取价格

Registered Bus Transceiver, LVT Series, 2-Func, 8-Bit, True Output, BICMOS, PDSO56, 6.10 M
74LVTH16652 FAIRCHILD

获取价格

Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
74LVTH16652DGGRE4 TI

获取价格

3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74LVTH16652DGGRG4 TI

获取价格

3.3 V ABT 16-Bit Bus Transceivers And Registers With 3-State Outputs 56-TSSOP -40 to 85