5秒后页面跳转
74LVC374APW-Q100 PDF预览

74LVC374APW-Q100

更新时间: 2024-01-23 05:54:36
品牌 Logo 应用领域
安世 - NEXPERIA 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
18页 805K
描述
Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

74LVC374APW-Q100 技术参数

生命周期:Active零件包装代码:TSSOP2
包装说明:TSSOP,针数:20
Reach Compliance Code:compliant风险等级:5.79
其他特性:ALSO OPERATES AT 1.65 TO 3.6V SUPPLY系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G20长度:6.5 mm
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
传播延迟(tpd):18.8 ns筛选级别:AEC-Q100
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

74LVC374APW-Q100 数据手册

 浏览型号74LVC374APW-Q100的Datasheet PDF文件第2页浏览型号74LVC374APW-Q100的Datasheet PDF文件第3页浏览型号74LVC374APW-Q100的Datasheet PDF文件第4页浏览型号74LVC374APW-Q100的Datasheet PDF文件第5页浏览型号74LVC374APW-Q100的Datasheet PDF文件第6页浏览型号74LVC374APW-Q100的Datasheet PDF文件第7页 
74LVC374A-Q100  
Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive  
edge-trigger; 3-state  
Rev. 1 — 22 November 2012  
Product data sheet  
1. General description  
The 74LVC374A-Q100 is an octal D-type flip-flop featuring separate D-type inputs for  
each flip-flop and 3-state outputs for bus-oriented applications. A clock input (CP) and an  
outputs enable input (OE) are common to all flip-flops.  
The eight flip-flops store the state of their individual D-inputs that meet the set-up and hold  
times requirements on the LOW to HIGH CP transition.  
When pin OE is LOW, the contents of the eight flip-flops is available at the outputs. When  
pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE  
input does not affect the state of the flip-flops.  
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices as translators in  
mixed 3.3 V and 5 V applications.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
5 V tolerant inputs/outputs; for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Direct interface with TTL levels  
High-impedance when VCC = 0 V  
8-bit positive edge-triggered register  
Independent register and 3-state buffer operation  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  

与74LVC374APW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC374APW-Q100J NXP

获取价格

74LVC374A-Q100 - Octal D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state TSS
74LVC374APW-T ETC

获取价格

Octal D-Type Flip-Flop
74LVC374APY IDT

获取价格

SSOP-20, Tube
74LVC374A-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state
74LVC374AQ8 IDT

获取价格

QSOP-20, Reel
74LVC374ASO IDT

获取价格

SOIC-20, Tube
74LVC374ATTR STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP-FLOP HIGH PERFORMANCE
74LVC374PW PHILIPS

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDSO20
74LVC374PW NXP

获取价格

LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
74LVC374PWDH NXP

获取价格

LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20