5秒后页面跳转
74LVC1G57GN PDF预览

74LVC1G57GN

更新时间: 2024-02-06 11:54:14
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
18页 264K
描述
Low-power configurable multiple function gateProduction

74LVC1G57GN 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, SON-6
针数:6Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.65
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1 mm
逻辑集成电路类型:LOGIC CIRCUIT湿度敏感等级:1
功能数量:1端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SON
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:0.35 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:PURE TIN
端子形式:NO LEAD端子节距:0.3 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:0.9 mmBase Number Matches:1

74LVC1G57GN 数据手册

 浏览型号74LVC1G57GN的Datasheet PDF文件第1页浏览型号74LVC1G57GN的Datasheet PDF文件第2页浏览型号74LVC1G57GN的Datasheet PDF文件第3页浏览型号74LVC1G57GN的Datasheet PDF文件第5页浏览型号74LVC1G57GN的Datasheet PDF文件第6页浏览型号74LVC1G57GN的Datasheet PDF文件第7页 
Nexperia  
74LVC1G57  
Low-power configurable multiple function gate  
7.1. Logic configurations  
Table 5. Function selection table  
Logic function  
Figure  
2-input AND  
see Fig. 5  
2-input AND with both inputs inverted  
2-input NAND with inverted input  
2-input OR with inverted input  
2-input NOR  
see Fig. 8  
see Fig. 6 and Fig. 7  
see Fig. 6 and Fig. 7  
see Fig. 8  
2-input NOR with both inputs inverted  
2-input XNOR  
see Fig. 5  
see Fig. 9  
Inverter  
see Fig. 10  
Buffer  
see Fig. 11  
V
CC  
V
CC  
B
C
B
C
Y
Y
Y
B
1
2
3
6
5
4
C
Y
B
1
2
3
6
5
4
C
Y
B
C
B
C
Y
001aab584  
001aab585  
Fig. 5. 2-input AND gate or  
2-input NOR gate with both inputs inverted  
Fig. 6. 2-input NAND gate with input B inverted or  
2-input OR gate with inverted C input  
V
CC  
V
CC  
A
C
A
C
Y
Y
Y
Y
1
2
3
6
5
4
C
Y
1
2
3
6
5
4
C
Y
A
C
A
A
C
A
001aab586  
001aab587  
Fig. 7. 2-input NAND gate with input C inverted or  
2-input OR gate with inverted A input  
Fig. 8. 2-input NOR gate or  
2-input AND gate with both inputs inverted  
V
CC  
V
CC  
B
1
2
3
6
5
4
C
Y
1
2
3
6
5
4
B
C
A
Y
Y
A
Y
001aab588  
001aab589  
Fig. 9. 2-input XNOR gate  
Fig. 10. Inverter  
V
CC  
B
1
2
3
6
5
4
B
Y
Y
001aab590  
Fig. 11. Buffer  
©
74LVC1G57  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 10 — 1 February 2022  
4 / 18  
 
 
 
 
 
 
 
 

与74LVC1G57GN相关器件

型号 品牌 描述 获取价格 数据表
74LVC1G57GN,132 NXP 74LVC1G57 - Low-power configurable multiple function gate SON 6-Pin

获取价格

74LVC1G57GS NEXPERIA Low-power configurable multiple function gateProduction

获取价格

74LVC1G57GV NXP Low-power configurable multiple function gate

获取价格

74LVC1G57GV NEXPERIA Low-power configurable multiple function gateProduction

获取价格

74LVC1G57GV,125 NXP 74LVC1G57 - Low-power configurable multiple function gate TSOP 6-Pin

获取价格

74LVC1G57GV-Q100 NXP IC SPECIALTY LOGIC CIRCUIT, Logic IC:Other

获取价格