Datasheet > 74LVC1G57GV-Q100

74LVC1G57GV-Q100

更新时间： 2024-01-22 05:44:22

品牌	Logo	应用领域
安世 - NEXPERIA		光电二极管逻辑集成电路
页数	文件大小	规格书
16页	837K
描述
Low-power configurable multiple function gate

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74LVC1G57GV-Q100 技术参数

生命周期：	Active	零件包装代码：	TSOP
包装说明：	SC-74, 6 PIN	针数：	6
Reach Compliance Code：	compliant	风险等级：	5.64
Base Number Matches：	1

74LVC1G57GV-Q100 数据手册

74LVC1G57-Q100

Low-power configurable multiple function gate

Rev. 2 — 9 December 2016

Product data sheet

1. General description

The 74LVC1G57-Q100 provides configurable multiple functions. Eight patterns of 3-bit

input, determine the output state. The user can choose the logic functions AND, OR,

NAND, NOR, XNOR, inverter and buffer. All inputs can be connected to V_CCor GND.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this

device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_OFF

The I_OFFcircuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

All inputs (A, B and C) are Schmitt trigger inputs that can transform slowly changing input

signals into sharply defined, jitter-free output signals.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 Wide supply voltage range from 1.65 V to 5.5 V

 5 V tolerant input/output for interfacing with 5 V logic

 High noise immunity

 Complies with JEDEC standard:

 JESD8-7 (1.65 V to 1.95 V)

 JESD8-5 (2.3 V to 2.7 V)

 JESD8B/JESD36 (2.7 V to 3.6 V).

 ESD protection:

 MIL-STD-883, method 3015 exceeds 2000 V

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )

 24 mA output drive (V_CC= 3.0 V)

 CMOS low power consumption

 Latch-up performance exceeds 250 mA

 Direct interface with TTL levels

 Inputs accept voltages up to 5 V

 Multiple package options

12 3 4 5 6 7...16

下载PDF

与74LVC1G57GV-Q100相关器件

型号	品牌	描述	获取价格	数据表
74LVC1G57GW	NXP	Low-power configurable multiple function gate	获取价格
74LVC1G57GW	NEXPERIA	Low-power configurable multiple function gateProduction	获取价格
74LVC1G57GW,125	NXP	暂无描述	获取价格
74LVC1G57GW,132	NXP	Logic Circuit, CMOS, PDSO6	获取价格
74LVC1G57GW-Q100	NEXPERIA	Low-power configurable multiple function gate	获取价格
74LVC1G57-Q100	NEXPERIA	Low-power configurable multiple function gate	获取价格