5秒后页面跳转
74LVC1G32GM PDF预览

74LVC1G32GM

更新时间: 2024-11-22 11:13:59
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
16页 250K
描述
Single 2-input OR gateProduction

74LVC1G32GM 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:XSON-6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.17
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-N6JESD-609代码:e3
长度:1.45 mm逻辑集成电路类型:OR GATE
湿度敏感等级:1功能数量:1
输入次数:2端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSON
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):10.5 ns
认证状态:Not Qualified座面最大高度:0.5 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1 mm
Base Number Matches:1

74LVC1G32GM 数据手册

 浏览型号74LVC1G32GM的Datasheet PDF文件第2页浏览型号74LVC1G32GM的Datasheet PDF文件第3页浏览型号74LVC1G32GM的Datasheet PDF文件第4页浏览型号74LVC1G32GM的Datasheet PDF文件第5页浏览型号74LVC1G32GM的Datasheet PDF文件第6页浏览型号74LVC1G32GM的Datasheet PDF文件第7页 
74LVC1G32  
Single 2-input OR gate  
Rev. 14 — 18 January 2022  
Product data sheet  
1. General description  
The 74LVC1G32 is a single 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices.  
This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This  
device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables  
the output, preventing the potentially damaging backflow current through the device when it is  
powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
CMOS low power dissipation  
IOFF circuitry provides partial Power-down mode operation  
±24 mA output drive (VCC = 3.0 V)  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C.  
 
 

与74LVC1G32GM相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G32GM,115 NXP

获取价格

74LVC1G32 - Single 2-input OR gate SON 6-Pin
74LVC1G32GM,132 NXP

获取价格

74LVC1G32 - Single 2-input OR gate SON 6-Pin
74LVC1G32GM-Q100 NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GN NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GS NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GV PANASONIC

获取价格

Single 2-input OR gate
74LVC1G32GV NXP

获取价格

Single 2-input OR gate
74LVC1G32GV NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GV,125 NXP

获取价格

74LVC1G32 - Single 2-input OR gate TSOP 5-Pin
74LVC1G32GV-Q100 NEXPERIA

获取价格

Single 2-input OR gateProduction