5秒后页面跳转
74LVC1G32GM,115 PDF预览

74LVC1G32GM,115

更新时间: 2024-11-25 15:30:51
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 355K
描述
74LVC1G32 - Single 2-input OR gate SON 6-Pin

74LVC1G32GM,115 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:VSON, SOLCC6,.04,20
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.33
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1.45 mm
负载电容(CL):50 pF逻辑集成电路类型:OR GATE
最大I(ol):0.024 A湿度敏感等级:1
功能数量:1输入次数:2
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC6,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:6 ns
传播延迟(tpd):10.5 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.5 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1 mmBase Number Matches:1

74LVC1G32GM,115 数据手册

 浏览型号74LVC1G32GM,115的Datasheet PDF文件第2页浏览型号74LVC1G32GM,115的Datasheet PDF文件第3页浏览型号74LVC1G32GM,115的Datasheet PDF文件第4页浏览型号74LVC1G32GM,115的Datasheet PDF文件第5页浏览型号74LVC1G32GM,115的Datasheet PDF文件第6页浏览型号74LVC1G32GM,115的Datasheet PDF文件第7页 
74LVC1G32  
Single 2-input OR gate  
Rev. 10 — 4 September 2012  
Product data sheet  
1. General description  
The 74LVC1G32 provides one 2-input OR function.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in mixed 3.3 V and 5 V applications.  
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall  
time.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74LVC1G32GM,115相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G32GM,132 NXP

获取价格

74LVC1G32 - Single 2-input OR gate SON 6-Pin
74LVC1G32GM-Q100 NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GN NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GS NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GV PANASONIC

获取价格

Single 2-input OR gate
74LVC1G32GV NXP

获取价格

Single 2-input OR gate
74LVC1G32GV NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GV,125 NXP

获取价格

74LVC1G32 - Single 2-input OR gate TSOP 5-Pin
74LVC1G32GV-Q100 NEXPERIA

获取价格

Single 2-input OR gateProduction
74LVC1G32GV-Q100,125 NXP

获取价格

OR Gate, LVC/LCX/Z Series, 1-Func, 2-Input, CMOS, PDSO5