5秒后页面跳转
74LVC1G11GW,125 PDF预览

74LVC1G11GW,125

更新时间: 2024-11-20 14:47:07
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
17页 190K
描述
74LVC1G11 - Single 3-input AND gate TSSOP 6-Pin

74LVC1G11GW,125 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:TSSOP包装说明:PLASTIC, SC-88, SOT-363, 6 PIN
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:7.28
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2 mm
负载电容(CL):50 pF逻辑集成电路类型:AND GATE
最大I(ol):0.024 A湿度敏感等级:1
功能数量:1输入次数:3
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP6,.08
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:6.2 ns
传播延迟(tpd):21.5 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74LVC1G11GW,125 数据手册

 浏览型号74LVC1G11GW,125的Datasheet PDF文件第2页浏览型号74LVC1G11GW,125的Datasheet PDF文件第3页浏览型号74LVC1G11GW,125的Datasheet PDF文件第4页浏览型号74LVC1G11GW,125的Datasheet PDF文件第5页浏览型号74LVC1G11GW,125的Datasheet PDF文件第6页浏览型号74LVC1G11GW,125的Datasheet PDF文件第7页 
74LVC1G11  
Single 3-input AND gate  
Rev. 7 — 4 July 2012  
Product data sheet  
1. General description  
The 74LVC1G11 provides a single 3-input AND gate.  
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of  
this device in a mixed 3.3 V and 5 V environment.  
Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and  
fall time.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant inputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
24 mA output drive (VCC = 3.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

74LVC1G11GW,125 替代型号

型号 品牌 替代类型 描述 数据表
74LVC1G11GV,125 NXP

完全替代

74LVC1G11 - Single 3-input AND gate TSOP 6-Pin
74LVC1G11W6-7 DIODES

功能相似

SINGLE 3 INPUT POSITIVE AND GATE
74LVC1G11DW-7 DIODES

功能相似

SINGLE 3 INPUT POSITIVE AND GATE

与74LVC1G11GW,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G11GWG NXP

获取价格

LVC/LCX/Z SERIES, 3-INPUT AND GATE, PDSO6
74LVC1G11GW-Q100 NEXPERIA

获取价格

Single 3-input AND gate
74LVC1G11GW-Q100,125 NXP

获取价格

AND Gate, LVC/LCX/Z Series, 1-Func, 3-Input, CMOS, PDSO6
74LVC1G11GX NEXPERIA

获取价格

Single 3-input AND gateProduction
74LVC1G11-Q100 NEXPERIA

获取价格

Single 3-input AND gate
74LVC1G11W6 DIODES

获取价格

SINGLE 3 INPUT POSITIVE AND GATE
74LVC1G11W6-7 DIODES

获取价格

SINGLE 3 INPUT POSITIVE AND GATE
74LVC1G123 NXP

获取价格

Single retriggerable monostable multivibrator
74LVC1G123DC NXP

获取价格

Single retriggerable monostable multivibrator
74LVC1G123DC NEXPERIA

获取价格

Single retriggerable monostable multivibrator; Schmitt trigger inputsProduction