5秒后页面跳转
74LVC16240ADGG,112 PDF预览

74LVC16240ADGG,112

更新时间: 2024-11-25 14:37:23
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 168K
描述
74LVC16240A - 16-bit buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-state TSSOP 48-Pin

74LVC16240ADGG,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:TSSOP包装说明:TSSOP, TSSOP48,.3,20
针数:48Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.19
控制类型:ENABLE LOW系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G48长度:12.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:4功能数量:4
端口数量:2端子数量:48
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP48,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:BULK PACK
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:5.5 ns传播延迟(tpd):6.5 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:6.1 mm
Base Number Matches:1

74LVC16240ADGG,112 数据手册

 浏览型号74LVC16240ADGG,112的Datasheet PDF文件第2页浏览型号74LVC16240ADGG,112的Datasheet PDF文件第3页浏览型号74LVC16240ADGG,112的Datasheet PDF文件第4页浏览型号74LVC16240ADGG,112的Datasheet PDF文件第5页浏览型号74LVC16240ADGG,112的Datasheet PDF文件第6页浏览型号74LVC16240ADGG,112的Datasheet PDF文件第7页 
74LVC16240A  
16-bit buffer/line driver with 5V tolerant inputs/outputs;  
inverting; 3-state  
Rev. 4 — 3 November 2011  
Product data sheet  
1. General description  
The 74LVC16240A is a 16-bit inverting buffer/line driver with 3-state outputs. The device  
can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. The device  
features four output enables (1OE, 2OE, 3OE and 4OE), each controlling four of the  
3-state outputs. A HIGH on nOE causes the outputs to assume a high-impedance  
OFF-state.  
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices in mixed  
3.3 V and 5 V applications.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
5 V tolerant inputs/outputs for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
MULTIBYTE flow-through standard pin-out architecture  
Low inductance multiple power and ground pins for minimum noise and ground  
bounce  
Direct interface with TTL levels  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V  
JESD8-5A (2.3 V to 2.7 V  
JESD8-C/JESD36 (2.7 V to 3.6 V  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and from 40 C to +125 C.  
 
 

与74LVC16240ADGG,112相关器件

型号 品牌 获取价格 描述 数据表
74LVC16240ADGG,118 NXP

获取价格

74LVC16240A - 16-bit buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-sta
74LVC16240ADGG-Q100 NXP

获取价格

LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SO
74LVC16240ADGG-Q100 NEXPERIA

获取价格

16-bit buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-stateProduction
74LVC16240ADGG-T NXP

获取价格

暂无描述
74LVC16240ADL NXP

获取价格

16-bit buffer/line driver; inverting 3-State
74LVC16240ADL-T ETC

获取价格

Quad 4-Bit Buffer/Driver
74LVC16241A NXP

获取价格

16-bit buffer/line driver 3-State
74LVC16241ADGG NXP

获取价格

16-bit buffer/line driver 3-State
74LVC16241ADGG NEXPERIA

获取价格

16-bit buffer/line driver with 5 V tolerant i
74LVC16241ADGG,112 NXP

获取价格

74LVC16241A - 16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state TSSOP 48