5秒后页面跳转
74HCT74PW PDF预览

74HCT74PW

更新时间: 2024-11-12 11:11:15
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
19页 294K
描述
Dual D-type flip-flop with set and reset; positive edge-triggerProduction

74HCT74PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.57
系列:HCTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:D FLIP-FLOP湿度敏感等级:1
位数:1功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):53 ns
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:18 MHzBase Number Matches:1

74HCT74PW 数据手册

 浏览型号74HCT74PW的Datasheet PDF文件第2页浏览型号74HCT74PW的Datasheet PDF文件第3页浏览型号74HCT74PW的Datasheet PDF文件第4页浏览型号74HCT74PW的Datasheet PDF文件第5页浏览型号74HCT74PW的Datasheet PDF文件第6页浏览型号74HCT74PW的Datasheet PDF文件第7页 
74HC74; 74HCT74  
Dual D-type flip-flop with set and reset; positive edge-trigger  
Rev. 8 — 9 February 2023  
Product data sheet  
1. General description  
The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual  
data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs.  
Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock  
transition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clock  
input, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp  
diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of  
VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Input levels:  
For 74HC74: CMOS level  
For 74HCT74: TTL level  
Symmetrical output impedance  
High noise immunity  
Balanced propagation delays  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC74D  
74HCT74D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74HC74PW  
74HCT74PW  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
SOT762-1  
74HC74BQ  
74HCT74BQ  
DHVQFN14 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 
 

与74HCT74PW相关器件

型号 品牌 获取价格 描述 数据表
74HCT74PW,112 NXP

获取价格

74HC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger TSSOP 14-Pin
74HCT74PW-Q100 NEXPERIA

获取价格

Dual D-type flip-flop with set and reset; positive edge-trigger
74HCT74PW-T NXP

获取价格

暂无描述
74HCT74-Q100 NEXPERIA

获取价格

Dual D-type flip-flop with set and reset; positive edge-trigger
74HCT75 NXP

获取价格

Quad bistable transparent latch
74HCT7540 NXP

获取价格

Octal Schmitt trigger buffer/line driver; 3-state; inverting
74HCT7540D NEXPERIA

获取价格

Octal Schmitt trigger buffer/line driver; 3-state; invertingProduction
74HCT7540D NXP

获取价格

Octal Schmitt trigger buffer/line driver; 3-s
74HCT7540D,112 NXP

获取价格

74HC(T)7540 - Octal Schmitt trigger buffer/line driver; 3-state; inverting SOP 20-Pin
74HCT7540DB NXP

获取价格

IC HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, Bus Driver/Transceiver