5秒后页面跳转
74HCT4075D-T PDF预览

74HCT4075D-T

更新时间: 2024-11-07 20:52:11
品牌 Logo 应用领域
恩智浦 - NXP 输入元件光电二极管逻辑集成电路触发器
页数 文件大小 规格书
5页 30K
描述
IC HCT SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, SO-14, Gate

74HCT4075D-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SO-14针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.31系列:HCT
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:OR GATE湿度敏感等级:1
功能数量:3输入次数:3
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
传播延迟(tpd):36 ns认证状态:Not Qualified
座面最大高度:1.75 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74HCT4075D-T 数据手册

 浏览型号74HCT4075D-T的Datasheet PDF文件第1页浏览型号74HCT4075D-T的Datasheet PDF文件第3页浏览型号74HCT4075D-T的Datasheet PDF文件第4页浏览型号74HCT4075D-T的Datasheet PDF文件第5页 
Philips Semiconductors  
Product specification  
Triple 3-input OR gate  
74HC/HCT4075  
FEATURES  
GENERAL DESCRIPTION  
Output capability: standard  
ICC category: SSI  
The 74HC/HCT4075 are high-speed Si-gate CMOS  
devices and are pin compatible with the “4075” of the  
“4000B” series. They are specified in compliance with  
JEDEC standard no. 7A.  
The 74HC/HCT4075 provide the 3-input OR function.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
tPHL/ tPLH  
PARAMETER  
CONDITIONS  
UNIT  
ns  
HC  
HCT  
propagation delay nA, nB, nC to nY  
input capacitance  
CL = 15 pF; VCC = 5 V  
8
10  
CI  
3.5  
28  
3.5  
32  
pF  
pF  
CPD  
power dissipation capacitance per gate notes 1 and 2  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2

74HCT4075D-T 替代型号

型号 品牌 替代类型 描述 数据表
74HCT4075D,652 NXP

完全替代

74HC(T)4075 - Triple 3-input OR gate SOIC 14-Pin

与74HCT4075D-T相关器件

型号 品牌 获取价格 描述 数据表
74HCT4075N NXP

获取价格

Triple 3-input OR gate
74HCT4075N,652 NXP

获取价格

74HC(T)4075 - Triple 3-input OR gate DIP 14-Pin
74HCT4075NB NXP

获取价格

IC HCT SERIES, TRIPLE 3-INPUT OR GATE, PDIP14, Gate
74HCT4075PW NXP

获取价格

Triple 3-input OR gate
74HCT4075PW,112 NXP

获取价格

74HC(T)4075 - Triple 3-input OR gate TSSOP 14-Pin
74HCT4075PW-T NXP

获取价格

IC HCT SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, TSSOP-14, Gate
74HCT4094 NXP

获取价格

8-stage shift-and-store bus register
74HCT4094D NXP

获取价格

8-stage shift-and-store bus register
74HCT4094D NEXPERIA

获取价格

8-stage shift-and-store bus registerProduction
74HCT4094D,118 NXP

获取价格

74HC(T)4094 - 8-stage shift-and-store bus register SOP 16-Pin