5秒后页面跳转
74HCT299DB-T PDF预览

74HCT299DB-T

更新时间: 2024-11-20 15:26:35
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
24页 134K
描述
IC HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP2-20, Shift Register

74HCT299DB-T 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SSOP2
包装说明:SSOP, SSOP20,.3针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.82其他特性:HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
计数方向:BIDIRECTIONAL系列:HCT
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:7.2 mm负载电容(CL):50 pF
逻辑集成电路类型:PARALLEL IN PARALLEL OUT最大频率@ Nom-Sup:20000000 Hz
湿度敏感等级:1位数:8
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:5 V传播延迟(tpd):56 ns
认证状态:Not Qualified座面最大高度:2 mm
子类别:Shift Registers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:17 MHzBase Number Matches:1

74HCT299DB-T 数据手册

 浏览型号74HCT299DB-T的Datasheet PDF文件第2页浏览型号74HCT299DB-T的Datasheet PDF文件第3页浏览型号74HCT299DB-T的Datasheet PDF文件第4页浏览型号74HCT299DB-T的Datasheet PDF文件第5页浏览型号74HCT299DB-T的Datasheet PDF文件第6页浏览型号74HCT299DB-T的Datasheet PDF文件第7页 
74HC299; 74HCT299  
8-bit universal shift register; 3-state  
Rev. 03 — 28 July 2008  
Product data sheet  
1. General description  
The 74HC299; 74HCT299 are high-speed Si-gate CMOS devices which are  
pin-compatible with Low-power Schottky TTL (LSTTL) devices. They are specified in  
compliance with JEDEC standard no. 7A.  
The 74HC299; 74HCT299 contain eight edge-triggered D-type flip-flops and the  
interstage logic necessary to perform synchronous shift-right, shift-left, parallel load and  
hold operations. An operation is determined by the mode select inputs S0 and S1, as  
shown in Table 3.  
Pins I/O0 to I/O7 are flip-flop 3-state buffer outputs which allow them to operate as data  
inputs in parallel load mode. The serial outputs Q0 and Q7 are used for expansion in  
serial shifting of longer words.  
A LOW signal on the asynchronous master reset input MR overrides the Sn and clock CP  
inputs and resets the flip-flops. All other state changes are initiated by the rising edge of  
the clock pulse. Inputs can change when the clock is in either state, provided that the  
recommended set-up and hold times are observed.  
A HIGH signal on the 3-state output enable inputs OE1 or OE2 disables the 3-state  
buffers and the I/On outputs are set to the high-impedance OFF-state. In this condition,  
the shift, hold, load and reset operations still occur when preparing for a parallel load  
operation. The 3-state buffers are also disabled by HIGH signals on both S0 and S1.  
2. Features  
I Multiplexed inputs/outputs provide improved bit density  
I Four operating modes:  
N Shift left  
N Shift right  
N Hold (store)  
N Load data  
I Operates with output enable or at high-impedance OFF-state (Z)  
I 3-state outputs drive bus lines directly  
I Cascadable for n-bit word lengths  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

与74HCT299DB-T相关器件

型号 品牌 获取价格 描述 数据表
74HCT299D-T NXP

获取价格

IC HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74HCT299N NXP

获取价格

8-bit universal shift register; 3-state
74HCT299N,652 NXP

获取价格

IC HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74HCT299NB NXP

获取价格

暂无描述
74HCT299PW NXP

获取价格

8-bit universal shift register; 3-state
74HCT299PW-T NXP

获取价格

IC HCT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74HCT2G00 NXP

获取价格

Dual 2-input NAND gate
74HCT2G00DC NXP

获取价格

Dual 2-input NAND gate
74HCT2G00DC NEXPERIA

获取价格

Dual 2-input NAND gateProduction
74HCT2G00DC-Q100 NXP

获取价格

IC NAND GATE, Gate