5秒后页面跳转
74HC377PW-Q100 PDF预览

74HC377PW-Q100

更新时间: 2024-11-29 01:10:15
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
18页 721K
描述
Octal D-type flip-flop with data enable; positive-edge trigger

74HC377PW-Q100 技术参数

生命周期:Active包装说明:TSSOP,
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.58系列:HC/UH
JESD-30 代码:R-PDSO-G20长度:6.5 mm
逻辑集成电路类型:D FLIP-FLOP位数:8
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):240 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:24 MHz
Base Number Matches:1

74HC377PW-Q100 数据手册

 浏览型号74HC377PW-Q100的Datasheet PDF文件第2页浏览型号74HC377PW-Q100的Datasheet PDF文件第3页浏览型号74HC377PW-Q100的Datasheet PDF文件第4页浏览型号74HC377PW-Q100的Datasheet PDF文件第5页浏览型号74HC377PW-Q100的Datasheet PDF文件第6页浏览型号74HC377PW-Q100的Datasheet PDF文件第7页 
74HC377-Q100; 74HCT377-Q100  
Octal D-type flip-flop with data enable; positive-edge trigger  
Rev. 1 — 21 October 2013  
Product data sheet  
1. General description  
The 74HC377-Q100; 74HCT377-Q100 is an octal positive-edge triggered D-type flip-flop.  
The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs  
Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time  
requirements on the LOW-to-HIGH clock (CP) transition. Input E must be stable one  
set-up time prior to the LOW-to-HIGH transition for predictable operation. Inputs include  
clamp diodes that enable the use of current limiting resistors to interface inputs to voltages  
in excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Input levels:  
For 74HC377-Q100: CMOS level  
For 74HCT377-Q100: TTL level  
Common clock and master reset  
Eight positive edge-triggered D-type flip-flops  
Complies with JEDEC standard no. 7A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
Specified from 40 C to +85 C and from 40 C to +125 C  

与74HC377PW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HC377-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74HC377U NXP

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, UUC, DIE, FF/Latch
74HC390 NXP

获取价格

Dual decade ripple counter
74HC390D NXP

获取价格

Dual decade ripple counter
74HC390D NEXPERIA

获取价格

Dual decade ripple counterProduction
74HC390D,652 NXP

获取价格

74HC(T)390 - Dual decade ripple counter SOP 16-Pin
74HC390DB NXP

获取价格

Dual decade ripple counter
74HC390DB,118 NXP

获取价格

74HC(T)390 - Dual decade ripple counter SSOP1 16-Pin
74HC390D-T ETC

获取价格

Asynchronous Up Counter
74HC390N NXP

获取价格

Dual decade ripple counter