5秒后页面跳转
74HC107PW-Q100 PDF预览

74HC107PW-Q100

更新时间: 2024-11-16 20:08:27
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
17页 135K
描述
IC J-K FLIP-FLOP, FF/Latch

74HC107PW-Q100 技术参数

生命周期:Transferred包装说明:TSSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.61系列:HC/UH
JESD-30 代码:R-PDSO-G14长度:5 mm
逻辑集成电路类型:J-K FLIP-FLOP位数:2
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):240 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:NEGATIVE EDGE
宽度:4.4 mm最小 fmax:24 MHz
Base Number Matches:1

74HC107PW-Q100 数据手册

 浏览型号74HC107PW-Q100的Datasheet PDF文件第2页浏览型号74HC107PW-Q100的Datasheet PDF文件第3页浏览型号74HC107PW-Q100的Datasheet PDF文件第4页浏览型号74HC107PW-Q100的Datasheet PDF文件第5页浏览型号74HC107PW-Q100的Datasheet PDF文件第6页浏览型号74HC107PW-Q100的Datasheet PDF文件第7页 
74HC107-Q100; 74HCT107-Q100  
Dual JK flip-flop with reset; negative-edge trigger  
Rev. 1 — 18 November 2013  
Product data sheet  
1. General description  
The 74HC107-Q100; 74HCT107-Q100 is a dual negative edge triggered JK flip-flop  
featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q  
and Q outputs. The reset is an asynchronous active LOW input and operates  
independently of the clock input. The J and K inputs control the state changes of the  
flip-flops as described in the mode select function table. The J and K inputs must be stable  
one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs  
include clamp diodes that enable the use of current limiting resistors to interface inputs to  
voltages in excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Input levels:  
For 74HC107-Q100: CMOS level  
For 74HCT107-Q100: TTL level  
Complies with JEDEC standard no. 7A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC107D-Q100  
74HCT107D-Q100  
74HC107PW-Q100  
40 C to +125 C  
SO14  
plastic small outline package; 14 leads; body width SOT108-1  
3.9 mm  
40 C to +125 C  
TSSOP14 plastic thin shrink small outline package; 14 leads; SOT402-1  
body width 4.4 mm  
 
 
 

与74HC107PW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HC107PW-Q100J NXP

获取价格

74HC(T)107-Q100 - Dual JK flip-flop with reset; negative-edge trigger TSSOP 14-Pin
74HC107-Q100 NEXPERIA

获取价格

Dual JK flip-flop with reset; negative-edge trigger
74HC107U NXP

获取价格

IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC, DI
74HC109 NXP

获取价格

Dual JK flip-flop with set and reset; positive-edge trigger
74HC109D NXP

获取价格

Dual JK flip-flop with set and reset; positive-edge trigger
74HC109D NEXPERIA

获取价格

Dual JK flip-flop with set and reset; positive-edge-triggerProduction
74HC109D,652 NXP

获取价格

74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger SOP 16-Pin
74HC109D,653 NXP

获取价格

74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger SOP 16-Pin
74HC109DB NXP

获取价格

Dual JK flip-flop with set and reset; positive-edge trigger
74HC109DB,112 NXP

获取价格

74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger SSOP1 16-Pin