是否Rohs认证: | 符合 | 生命周期: | Obsolete |
零件包装代码: | DIP | 包装说明: | DIP, DIP16,.3 |
针数: | 16 | Reach Compliance Code: | compliant |
HTS代码: | 8542.39.00.01 | 风险等级: | 7.74 |
系列: | HC/UH | JESD-30 代码: | R-PDIP-T16 |
JESD-609代码: | e4 | 长度: | 21.6 mm |
负载电容(CL): | 50 pF | 逻辑集成电路类型: | J-KBAR FLIP-FLOP |
最大频率@ Nom-Sup: | 20000000 Hz | 最大I(ol): | 0.004 A |
位数: | 2 | 功能数量: | 2 |
端子数量: | 16 | 最高工作温度: | 125 °C |
最低工作温度: | -40 °C | 输出极性: | COMPLEMENTARY |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | DIP |
封装等效代码: | DIP16,.3 | 封装形状: | RECTANGULAR |
封装形式: | IN-LINE | 包装方法: | BULK PACK |
峰值回流温度(摄氏度): | 260 | 电源: | 2/6 V |
传播延迟(tpd): | 265 ns | 认证状态: | Not Qualified |
座面最大高度: | 4.7 mm | 子类别: | FF/Latches |
最大供电电压 (Vsup): | 6 V | 最小供电电压 (Vsup): | 2 V |
标称供电电压 (Vsup): | 4.5 V | 表面贴装: | NO |
技术: | CMOS | 温度等级: | AUTOMOTIVE |
端子面层: | NICKEL PALLADIUM GOLD | 端子形式: | THROUGH-HOLE |
端子节距: | 2.54 mm | 端子位置: | DUAL |
处于峰值回流温度下的最长时间: | 30 | 触发器类型: | POSITIVE EDGE |
宽度: | 7.62 mm | 最小 fmax: | 24 MHz |
Base Number Matches: | 1 |
型号 | 品牌 | 替代类型 | 描述 | 数据表 |
CD74HC109EE4 | TI |
功能相似 |
Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74HC109NB | NXP |
获取价格 |
IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP | |
74HC109PW | NXP |
获取价格 |
Dual JK flip-flop with set and reset; positive-edge trigger | |
74HC109PW | NEXPERIA |
获取价格 |
Dual JK flip-flop with set and reset; positive-edge-triggerProduction | |
74HC109PW-T | NXP |
获取价格 |
IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO | |
74HC109-Q100 | NEXPERIA |
获取价格 |
Dual JK flip-flop with set and reset; positive-edge-trigger | |
74HC10D | NXP |
获取价格 |
Triple 3-input NAND gate | |
74HC10D | NEXPERIA |
获取价格 |
Triple 3-input NAND gateProduction | |
74HC10D,653 | NXP |
获取价格 |
74HC(T)10 - Triple 3-input NAND gate SOIC 14-Pin | |
74HC10D/T3 | NXP |
获取价格 |
IC HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, SOP-14, Gate | |
74HC10DB | NXP |
获取价格 |
Triple 3-input NAND gate |