Datasheet > 74AVC1T45GM

74AVC1T45GM

更新时间： 2024-11-10 11:12:43

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
22页	319K
描述
Dual-supply voltage level translator/transceiver; 3-stateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AVC1T45GM 数据手册

74AVC1T45

Dual-supply voltage level translator/transceiver; 3-state

Rev. 10 — 2 February 2022

Product data sheet

1. General description

The 74AVC1T45 is a single bit, dual supply transceiver with 3-state output that enables

bidirectional level translation. It features two 1-bit input-output ports (A and B), a direction control

input (DIR) and dual supply pins (V_CC(A)and V_CC(B)). Both V_CC(A)and V_CC(B)can be supplied at any

voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low

voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are referenced to V_CC(A)

and pin B is referenced to V_CC(B). A HIGH on DIR allows transmission from A to B and a LOW on

DIR allows transmission from B to A.

The device is fully specified for partial power-down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing any damaging backflow current through the device when it is

powered down. In suspend mode when either V_CC(A)or V_CC(B)are at GND level, both A and B are

in the high-impedance OFF-state.

2. Features and benefits

•

Wide supply voltage range:

•

V_CC(A): 0.8 V to 3.6 V

V_CC(B): 0.8 V to 3.6 V

•

High noise immunity

CMOS low power dissipation

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11( 0.9 V to 1.65 V)

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

•

ESD protection:

•

HBM JESD22-A114E Class 3B exceeds 8000 V

MM JESD22-A115-A exceeds 200 V

CDM JESD22-C101C exceeds 1000 V

Maximum data rates:

•

500 Mbit/s (1.8 V to 3.3 V translation)

320 Mbit/s (< 1.8 V to 3.3 V translation)

320 Mbit/s (translate to 2.5 V or 1.8 V)

280 Mbit/s (translate to 1.5 V)

240 Mbit/s (translate to 1.2 V)

•

Suspend mode

Latch-up performance exceeds 100 mA per JESD 78 Class II

Overvoltage tolerant inputs to 3.6 V

Dynamically controlled outputs

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...22

中文翻译

下载PDF

与74AVC1T45GM相关器件

型号	品牌	获取价格	描述	数据表
74AVC1T45GM-Q100	NEXPERIA	获取价格	Dual-supply voltage level translator/transceiver 3-state
74AVC1T45GN	NEXPERIA	获取价格	Dual-supply voltage level translator/transceiver; 3-stateProduction
74AVC1T45GS	NEXPERIA	获取价格	Dual-supply voltage level translator/transceiver; 3-stateProduction
74AVC1T45GS-Q100	NEXPERIA	获取价格	Dual-supply voltage level translator/transceiver 3-state
74AVC1T45GW	NEXPERIA	获取价格	Dual-supply voltage level translator/transceiver; 3-stateProduction
74AVC1T45GW	NXP	获取价格	Dual supply translating transceiver; 3-state
74AVC1T45GW-G	NXP	获取价格	暂无描述
74AVC1T45GW-Q100	NXP	获取价格	AVC SERIES, 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO6, PLASTIC, SOT-363, SC-88, 6 PIN
74AVC1T45GW-Q100	NEXPERIA	获取价格	Dual-supply voltage level translator/transceiver 3-state
74AVC1T45GW-Q100H	NXP	获取价格	74AVC1T45-Q100 - Dual-supply voltage level translator/transceiver; 3-state TSSOP 6-Pin

与74AVC1T45GM相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVC1T45GM

74AVC1T45GM 数据手册

与74AVC1T45GM相关器件

与74AVC1T45GM相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVC1T45GM

74AVC1T45GM 数据手册

与74AVC1T45GM相关器件

与74AVC1T45GM相关文章

您还可以找

您在本页遇到什么问题？