Datasheet > 74AVC1T8128GS

74AVC1T8128GS

更新时间： 2024-11-26 11:14:35

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
12页	200K
描述
Single dual-supply translating 2-input NOR with enableProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AVC1T8128GS 数据手册

74AVC1T8128

Single dual-supply translating 2-input NOR with enable

Rev. 1 — 10 October 2018

Product data sheet

1. General description

The 74AVC1T8128 is a single dual-supply translating 2-input NOR with enable input. It features

two data input pins (A, B), one enable input pin (E), one data output pin (Y) and dual-supply pins

(V_CC(A)and V_CC(B)). Both V_CC(A)and V_CC(B)can be supplied at any voltage between 0.8 V and

3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V,

1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A, B and E are referenced to V_CC(A)and pin Y is referenced to

V_CC(B)

The logic equation provided at the Y output is:

Y = E + A•B

The device is fully specified for partial power-down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing any damaging backflow current through the device when it is

powered down. In Suspend mode when either V_CC(A)or V_CC(B)are at GND level, the Y output is in

the high-impedance OFF-state.

2. Features and benefits

•

Wide supply voltage range:

•

V_CC(A): 0.8 V to 3.6 V

V_CC(B): 0.8 V to 3.6 V

•

High noise immunity

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8-B (2.7 V to 3.6 V)

•

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 exceeds 8000 V

CDM: ANSI/ESDA/JEDEC JS-002 exceeds 1000 V

Maximum data rates:

•

500 Mbit/s (1.8 V to 3.3 V translation)

320 Mbit/s (<1.8 V to 3.3 V translation)

320 Mbit/s (translate to 2.5 V or 1.8 V)

280 Mbit/s (translate to 1.5 V)

240 Mbit/s (translate to 1.2 V)

•

Suspend mode

Latch-up performance exceeds 100 mA per JESD 78 Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...12

中文翻译

下载PDF

与74AVC1T8128GS相关器件

型号	品牌	获取价格	描述	数据表
74AVC1T8832GS	NEXPERIA	获取价格	Single dual-supply translating 2-input OR with strobeProduction
74AVC20T245	NEXPERIA	获取价格	20-bit dual supply translating transceiver with configurable voltage translation 3-state
74AVC20T245DGG	NEXPERIA	获取价格	20-bit dual supply translating transceiver with configurable voltage translation 3-state
74AVC20T245DGGG4	TI	获取价格	20-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
74AVC20T245DGG-Q100	NEXPERIA	获取价格	20-bit dual supply translating transceiver with configurable voltage translation 3-state
74AVC20T245DGGRE4	TI	获取价格	20 BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
74AVC20T245DGGRG4	TI	获取价格	20 BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
74AVC20T245DGVRE4	TI	获取价格	20 BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
74AVC20T245DGVRG4	TI	获取价格	20 BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
74AVC20T245-Q100	NEXPERIA	获取价格	20-bit dual supply translating transceiver with configurable voltage translation 3-state

与74AVC1T8128GS相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVC1T8128GS

74AVC1T8128GS 数据手册

与74AVC1T8128GS相关器件

与74AVC1T8128GS相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVC1T8128GS

74AVC1T8128GS 数据手册

与74AVC1T8128GS相关器件

与74AVC1T8128GS相关文章

您还可以找

您在本页遇到什么问题？